



(19) **United States**

(12) **Patent Application Publication**

(10) **Pub. No.: US 2003/0137670 A1**

Barbato

(43) **Pub. Date:**

Jul. 24, 2003

(54) **ELECTRONICS INTERFACE FOR AN ULTRASOUND CONSOLE**

(57)

ABSTRACT

(76) Inventor: **Louis J. Barbato**, Franklin, MA (US)

Correspondence Address:

ORRICK, HERRINGTON & SUTCLIFFE, LLP
4 PARK PLAZA
SUITE 1600
IRVINE, CA 92614-2558 (US)

(21) Appl. No.: **09/909,357**


(22) Filed: **Jul. 18, 2001**

Publication Classification

(51) **Int. Cl.⁷ G01B 9/02**

(52) **U.S. Cl. 356/497; 356/479**

Systems and methods for interfacing an Optical Coherence Domain Reflectometry (OCDR) system to an ultrasound console are provided. A first electronics interface embodiment processes parallel channel outputs of the OCDR system into a serial analog signal for input to an ultrasound console. Another electronics interface embodiment processes the parallel channel outputs of the OCDR system into a digital data sequence for input to an ultrasound console having a digital input. Yet another electronics interface embodiment processes a multiplexed output from a multiplexed photo array into an analog or digital form for input to an ultrasound console. Still another electronics interface embodiment processes a plurality of multiplexed outputs from a multiplexed photo array into an analog or digital form for input to an ultrasound console.






FIG. 1




FIG. 2




FIG. 3




FIG. 4




FIG. 5





FIG. 6

FIG. 7



ELECTRONICS INTERFACE FOR AN ULTRASOUND CONSOLE

FIELD OF THE INVENTION

[0001] The invention relates generally to an electronic interface to an ultrasound console, and more particularly to an electronics interface for interfacing an Optical Coherence Domain Reflectometry (OCDR) system to an ultrasound console.

BACKGROUND OF THE INVENTION

[0002] Ultrasound medical imaging is often used to produce images of blood vessels and surrounding tissue. To image a blood vessel and surrounding tissue, an Intravascular Ultrasound (IVUS) catheter is typically used. The IVUS catheter comprises an elongated member and an ultrasound transducer located at a distal end of the elongated member. The elongated member is inserted into the blood vessel, and the ultrasound transducer is positioned at a desired location in the blood vessel. An ultrasound transducer is designed to transmit a specific resonant frequency, e.g., when it is excited by a pulse. The excite pulse signal causes the ultrasound transducer to emit ultrasound waves in the blood vessel. A portion of the emitted ultrasound waves is reflected back to the ultrasound transducer at tissue boundaries in the blood vessel and the surround tissue. The reflected ultrasound waves induce an echo signal at the ultrasound transducer. The echo signal is transmitted from the ultrasound transducer to an ultrasound console, which typically includes an ultrasound image processor and a display. The ultrasound console uses the received echo signal to image the blood vessel and the surrounding tissue.

[0003] In order to produce a radial cross-sectional image of a blood vessel and surrounding tissue, the ultrasound transducer is typically rotated along the axis of the elongated member. As the ultrasound transducer is rotated, the ultrasound transducer emits ultrasound waves in different radial directions. The resulting echo signals from the different radial directions are processed by the ultrasound console to produce a radial cross-sectional image of the blood vessel and the surrounding tissue. Alternatively, the ultrasonic transducer may be mounted in an assembly together with a reflective member (mirror), where the transducer emits ultrasonic energy in a substantially axial direction and the mirror is oriented to deflect the emitted ultrasonic energy in a radial direction.

[0004] The echo signal is a serial amplitude modulated signal, in which the amplitude of the signal varies with time. A typical echo signal has a time length of 8 μ s, which corresponds to an image depth of approximately 6 millimeters from the ultrasound transducer. The echo signal carries both image brightness information and image depth information, where depth may be taken with respect to the ultrasound transducer. The image brightness information is provided by the amplitude of the echo signal. The image depth information is provided by the time position within the echo signal. For example, an earlier time position in the echo signal corresponds to a lower image depth than a later time position in the echo signal. This is because an ultrasound wave that is reflected back to the ultrasound transducer from a shallower depth reaches the ultrasound transducer before an ultrasound wave that is reflected back to the ultrasound

transducer from a deeper depth. As a result, the ultrasound wave that is reflected back to the ultrasound transducer from the shallower depth has a shorter propagation delay time, which translates into an earlier time position in the echo signal.

[0005] Another imaging technique used to produce images of blood vessels and surrounding tissue is Optical Coherence Domain Reflectometry (OCDR). To image a blood vessel using OCDR, a fiber-optic catheter is inserted into the blood vessel. A proximal end of the fiber-optic catheter is coupled to an OCDR system. In the OCDR system, a laser generates a source beam. A beam splitter splits the source beam into a reference beam and a sample beam. The reference beam is diffracted by a diffraction grating into a diffraction beam. The sample beam is transmitted through the fiber-optic catheter and emitted in the blood vessel at a distal end of the catheter. Typically, the distal end of the catheter includes a prism for directing the sample beam into the blood vessel. A portion of the sample beam is reflected back to the distal end of the catheter by the blood vessel and the surrounding tissue. The reflected sample beam is transmitted to the OCDR system through the fiber-optic catheter. In the OCDR system, the reflected beam is mixed with the diffraction beam to produce a coherence-domain interference pattern, which is detected by an array of photo detectors.

[0006] The resulting interference pattern provides both image brightness information and image depth information, where depth may be taken with respect to the distal end of the catheter. The image brightness information is provided by the light intensity of the interference pattern. The image depth information is provided by the spatial position within the interference pattern. This is because the portion of the sample beam that is reflected back to the catheter from a certain depth in the body constructively interferes with the diffraction beam at a certain spatial position. Typically, the photo detectors of the photo array are arranged so that each photo detector detects the light intensity of the interference pattern at a certain spatial position within the interference pattern. Thus, the output of each photo detector provides image brightness information for a certain image depth. The photo array outputs parallel channels, where each parallel channel corresponds to the output of one of its photo detectors. The parallel channels of the photo array are inputted to an OCDR image processor to produce an image of the blood vessel and the surrounding tissue.

[0007] An advantage of the above-described OCDR system is that the array of photo detectors is able to capture image brightness information at multiple image depths in one instance. This enables the OCDR system to produce images at true video rates, e.g., 30 frames per second.

[0008] It would be desirable to provide an electronics interface that processes the parallel channel outputs of the photo array of the OCDR system into a serial amplitude modulated signal that can be processed by an ultrasound console. Such an electronics interface would enable the same ultrasound console to process and display both ultrasound images and OCDR images, thereby reducing costs.

SUMMARY OF THE INVENTION

[0009] The invention relates to systems and methods for interfacing an OCDR system with an ultrasound console.

[0010] In one example embodiment of a system built in accordance with the invention, an electronics interface is coupled between the parallel channel outputs of a photo array of an OCDR system and an ultrasound console. The electronics interface includes a plurality of channel processors, where each channel processor is coupled to one of the parallel channel outputs of the photo array. Each channel processor preferably further includes an analog processor, an A/D converter, a First-In-First-Out (FIFO) memory buffer, and a data bus coupled to the FIFO memory buffer of each one of the channel processors. The electronics interface further may include a single FIFO memory buffer coupled to the data bus and a D/A converter coupled to the output of the single FIFO memory buffer. The output of the D/A converter is coupled to the input of the ultrasound console. The electronics interface further may include a controller coupled to an ultrasound motor encoder. The controller uses encoder pulses outputted by the motor encoder to synchronize the operation of the electronics interface with the ultrasound console.

[0011] During operation, each one of the parallel channel outputs of the photo array outputs a signal carrying image brightness information for a certain image depth. Each channel processor of the electronics interface processes one of the parallel channel outputs of the photo array. The analog processor of each one of the channel processors performs analog processing on the respective parallel channel output such as signal amplification, bandpass filtering, and/or logarithmic amplification. The output of each analog processor is coupled to the respective A/D converter.

[0012] When the controller receives a first encoder pulse from the motor encoder, the controller instructs each one of the A/D converters to digitize the analog output from the respective analog processor for a predetermined data acquisition time. During this time, each A/D converter writes its digital data into the respective FIFO memory buffer. At the end of the data acquisition time, the FIFO memory buffers of the channel processors sequentially write their digital data into the single FIFO memory buffer via the data bus.

[0013] When the controller receives a second (subsequent) encoder pulse from the motor encoder, the controller instructs the single FIFO memory to output its stored digital data to the D/A converter. Preferably, the single FIFO memory buffer outputs its digital data to the D/A converter in the form of a serial digital data sequence in which the digital data in the digital data sequence are arranged in order of increasing image depth. The D/A converter converts the serial digital data sequence from the single FIFO memory buffer into a serial analog signal, which is outputted to the ultrasound console.

[0014] In another embodiment, the electronics interface is coupled between the parallel channel outputs of the photo array of the OCDR system and a digital input of an ultrasound console. In this embodiment, the serial digital data sequence from the single FIFO memory buffer is outputted to the digital input of the ultrasound transducer.

[0015] In yet another embodiment, the electronics interface is coupled between a multiplexed photo array and an

ultrasound console. During operation, the multiplexed photo array outputs two channels to the electronics interface. Each one of the two channels sequentially outputs signals from half of the photo detectors of the multiplexed photo array to the electronics interface. The electronics interface processes the two channels of the multiplexed photo array into a serial analog signal or a digital data sequence for input to an ultrasound console.

[0016] Other systems, methods, features and advantages of the invention will be or will become apparent to one with skill in the art upon examination of the following figures and detailed description. It is intended that all such additional systems, methods, features and advantages be included within this description, be within the scope of the invention, and be protected by the accompanying claims.

BRIEF DESCRIPTION OF THE DRAWINGS

[0017] The components in the figures are not necessarily to scale, emphasis instead being placed upon illustrating the principles of the invention. Moreover, in the figures, like reference numerals designate corresponding parts throughout the different views.

[0018] FIG. 1 is a block diagram illustrating an example embodiment of an electronics interface.

[0019] FIG. 2 is a block diagram illustrating another example embodiment of an electronics interface.

[0020] FIG. 3 is a block diagram illustrating an electronics interface coupled between a single-channel multiplexed photo array and an ultrasound console.

[0021] FIG. 4 is a block diagram illustrating an electronics interface coupled between a two-channel multiplexed photo array and an ultrasound console.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

[0022] FIG. 1 shows an example embodiment of an electronics interface between an OCDR system and an ultrasound console. The electronics interface system is coupled between a multi-channel photo array 10 of an OCDR system and an ultrasound console 12. The photo array 10 comprises a plurality of photo detectors (not shown), e.g., 256 photo detectors. Each photo detector of the photo array 10 outputs a signal carrying image brightness information for a certain image depth. The photo detectors may be photodiodes, Charge Coupled Devices (CCDs), or the like. The photo array outputs a plurality of parallel channels, where each one of the parallel channels corresponds to the output of one of its photo detectors.

[0023] The electronics interface includes a plurality of channel processors 15-1 to 15-n, where each channel processor 15-1 to 15-n is coupled to one of the parallel channel outputs of the photo array 10. Each channel processor 15-n includes an analog processor 20-n, an A/D converter 25-n, and a First-In-First-Out (FIFO) memory buffer 30-n. For the sake of simplicity, the reference numeral 15-n refers to any of the channel processors 15-1 to 15-n; 20-n refers to any of analog processors 20-1 to 20-n; 30-n refers to any of FIFO memory buffers 30-1 to 30-n. The electronics interface also includes a data bus 35 coupled to the output of each one of the FIFO memory buffers 30-n of the channel processors

15-n. The electronics interface further includes a single FIFO memory buffer 40 coupled to the data bus 35, a digital-to-analog (D/A) converter 45 coupled to the output of the single FIFO memory buffer 40, and a controller 55. The output of the D/A converter 45 is coupled to the input of the ultrasound console 12. The controller 55 is also coupled to the analog-to-digital (A/D) converters 25-1 to 25-n, the FIFO memory buffers 30-1 to 30-n, the single FIFO memory buffer 40, and the D/A converter 45. The ultrasound console 12 and the controller 55 are each coupled to an ultrasound motor encoder 50 of an ultrasound Patient Interface Unit (PIU). The ultrasound motor 50 outputs encoder pulses which may be spaced, for example, 130 μ s apart, to the ultrasound console 12 and the controller 55. The controller 55 uses the received encoder pulses to synchronize the operation of the electronics interface with the ultrasound console 12.

[0024] During operation, each photo detector of the photo array 10 outputs a signal, such as a current, to one of the parallel channel outputs of the photo array 10. The signal of each one of the parallel channel outputs may carry image brightness information for a certain image depth, where depth may be taken with respect to a catheter. Each channel processor 15-n of the electronics interface processes one of the parallel channel outputs of the photo array 10. The analog processor 20-n of each channel processor 15-n performs analog processing on the respective parallel channel output signal. The analog processing may include current-to-voltage conversion, signal amplification, bandpass filtering, logarithmic amplification and/or other functions. Logarithmic amplification may be used to translate the signal in the channel processor 15-n to a log scale in order to increase the dynamic range of the signal, for example, to a dynamic range of 100 dB. The output of each analog processor 20-n is coupled to the respective A/D converter 25-n.

[0025] When the controller 55 receives a first encoder pulse from the motor encoder 50, the controller 55 instructs each A/D converter 25-n to digitize the analog output from the respective analog processor 20-n for a predetermined data acquisition time, such as 100 μ s. During this time, each A/D converter 25-n writes its digital data into the respective FIFO memory buffer 30-n. At the end of the data acquisition time, the controller 55 instructs the FIFO memory buffers 30-1 to 30-n of the channel processors 15-1 to 15-n to sequentially write their digital data into the single FIFO memory buffer 40 via the data bus 35. Preferably, the controller 55 instructs the FIFO memory buffers 30-1 to 30-n of the channel processors 15-1 to 15-n corresponding to lower image depths to write their digital data into the single FIFO memory buffer 40 before the FIFO memory buffers 30-1 to 30-n of the channel processors 15-1 to 15-n corresponding to deeper image depths. That way, the digital data from the channel processors 15-1 to 15-n are written into the single FIFO memory buffer 40 in order of increasing image depth.

[0026] When the controller 55 receives a second (subsequent) encoder pulse from the motor encoder 50, the controller 55 instructs the single FIFO memory buffer 40 to output its stored digital data, which was taken during the previous encoder pulse, to the D/A converter 45. Preferably, the single FIFO memory buffer 40 outputs the digital data to the D/A converter 45 in the form of a serial digital data sequence in which the digital data in the digital data sequence are arranged in order of increasing image depth. The D/A

converter 45 converts the digital data sequence from the single FIFO memory buffer 40 into a serial analog signal, which is outputted to the input of the ultrasound console 12.

[0027] Also, during the second encoder pulse, the controller 50 instructs each one of the A/D converters 25-n of the channel processors 15-n to acquire a new set of digital data, which is outputted to the ultrasound console 12 in serial analog form during a third encoder pulse. For each encoder pulse, the electronics interface outputs a serial analog signal to the ultrasound console 12 containing image data that was acquired during a previous encoder pulse. Thus, the electronics interface lags behind the ultrasound console by one encoder pulse, typically 130 μ s.

[0028] The serial analog signal outputted by the D/A converter 45 may carry both image brightness information and image depth information. The image brightness information is provided by the amplitude of the serial analog signal. The image depth information is provided by the time position within the serial analog signal. An earlier time position in the serial analog signal corresponds to a lower image depth than a later time position in the serial analog signal. This is because the serial analog signal was converted from a serial digital data sequence whose digital data were arranged in order of increasing image depth.

[0029] The D/A conversion rate of the D/A converter 40 may be adjusted so that the serial analog signal has approximately the same time length as a typical echo signal, such as 8 μ s. In addition, a mixer (not shown), which may be a Double Side-Band Suppressed Carrier (DSBSC) mixer or other kinds of mixers, may be used to adjust, i.e., translate, the frequency of the serial analog signal before it is inputted to the ultrasound console 12. For example, the mixer may be used to adjust the frequency of the serial analog signal to the frequency of a typical echo signal that the ultrasound console 12 is configured to receive.

[0030] Therefore, the electronics interface processes the parallel channel outputs of the photo array 10 of the OCDR system into a serial analog signal. The serial analog signal is similar to the echo signal of an ultrasound transducer in that it carries image brightness information and image depth information in a similar manner to a typical echo signal. This enables the ultrasound console 12 to process the serial analog signal outputted by the electronics interface into an image. In addition, the time length and/or frequency of the serial analog signal may be adjusted to better match the time length and/or frequency of a typical echo signal that the ultrasound console 12 is configured to receive.

[0031] FIG. 2 shows an electronics interface according to another example embodiment of the electronics interface. The electronics interface according to this embodiment is coupled between the multi-channel photo array 10 of an OCDR system and an ultrasound console 212 having a digital input. The digital input enables the ultrasound console 212 to receive echo signals that have been digitized by a D/A converter. The digital input of the ultrasound console 212 may use, for example, a Versa Module Eurocard (VME) bus and/or a Peripheral Component Interconnect (PCI) bus to receive digital data.

[0032] The electronics interface according to this embodiment includes a control logic 210 in place of the D/A converter 45. The D/A converter 45 is not needed because

the ultrasound console 212 has a digital input. The control logic 210 is coupled to the output of the single FIFO memory buffer 40 and the digital input of the ultrasound console 212.

[0033] The control logic 210 controls the transfer of the digital data sequence from the single FIFO memory buffer 40 to the digital input of the ultrasound console 212. Preferably, the control logic 210 transfers one digital data sequence for each encoder pulse of the motor encoder 50. For the case in which the digital input of the ultrasound console 212 uses a PCI bus, the control logic 210 may also perform handshaking functions to coordinate the transfer of data from the single FIFO memory buffer 40 to the digital input of the ultrasound console 212.

[0034] The ultrasound console 212 according to this embodiment may also include a software-based module for interpreting the digital data sequence received from the electronics interface. For example, the digital data in the digital data sequence may be arranged in order of increasing image depth so that the different data positions in the digital data sequence correspond to different image depths. In this example, the software-based module may translate the different data positions in a received digital data sequence into their corresponding image depths. The digital data and their corresponding image depths may then be inputted to the ultrasound image processor of the ultrasound console 212 to produce an image.

[0035] FIG. 3 illustrates yet another embodiment of the electronics interface. The electronics interface according to this embodiment is coupled between a multiplexed photo array 308 of an OCDR system and an ultrasound console 12. The multiplexed photo array 308 comprises a plurality of photo detectors (not shown), such as 256 photo detectors. Each photo detector of the multiplexed photo array 308 outputs a signal carrying image brightness information for a certain depth. The multiplexed photo array 308 according to this embodiment further includes a channel output 310 and a control input 312. The output of each one of the photo detectors of the multiplexed photo array 308 can be dynamically coupled to the channel output 310 via a switching network (not shown). The switching network is configured to couple the output of one of the photo detectors to the channel output 310 at a certain time and is controlled by the control input 312.

[0036] The electronics interface includes a channel processor 315 coupled to the channel output 310 of the multiplexed photo array 308. The channel processor 315 includes an analog processor 320 and an A/D converter 325. The electronics interface also includes a memory buffer 330, such as a RAM memory or any other kind of memory, coupled to the output of the A/D converter 325. The output of the memory buffer 330 is coupled to the data bus 35 of the electronics interface. The controller 55 of the electronics interface is coupled to the control input 312 of the multiplexed photo array 308. The controller 55 is also coupled to the A/D converter 325, memory buffer 330, D/A converter 45, the single FIFO memory 40, and the motor encoder 50.

[0037] When the controller 55 receives a first encoder pulse from the motor encoder 50, the controller 55 instructs the switching network of the multiplexed photo array 308 to sequentially output the signal of each one of the photo detectors to the channel output 310. The analog processor

320 of the channel processor 315 performs analog processing on the channel output 310 in a manner similar to the analog processor 20-n in FIG. 1. The controller 55 instructs the A/D converter 325 to digitize the output of the analog processor 320. Preferably, the controller 55 coordinates the timing of the switching network of the multiplexed photo array 308 and the A/D converter 325 such that the A/D converter 325 acquires at least one digital datum from the signal of each one of the photo detectors. The A/D converter 325 writes its digital data into the memory buffer 330. Preferably, the memory buffer 330 stores the received digital data into assigned memory addresses according to their corresponding image depths. The memory buffer 330 may determine the corresponding image depths of the digital data, for example, by having the switching network of the multiplexed photo array 308 sequentially output the signals of the photo detectors in order of increasing image depth, or alternatively, in order of decreasing depth. In other words, the switching network outputs the signals of the photo detectors corresponding to shallower image depths before it outputs the signals of the photo detectors corresponding to deeper image depths.

[0038] The memory buffer 330 sequentially writes its digital data to the single FIFO memory buffer 40 via the data bus 35, preferably, in order of increasing image depth. When the controller 55 receives a second (subsequent) encoder pulse from the motor encoder 50, the digital data acquired during the first encoder pulse is outputted to the ultrasound console 12 in serial analog form in a manner similar to the electronics interface of FIG. 1. Alternatively, for the case in which the ultrasound console 12 has a digital input, the digital data may be outputted without the use of a D/A converter 45 to the ultrasound console 12 as a digital data sequence in a manner similar to the electronics interface of FIG. 2.

[0039] An advantage of the electronics interface according to this embodiment is that it reduces hardware costs by only requiring one channel processor 325 to process the output of the multiplexed photo array 308. This is because the multiplexed photo array 308 sequentially outputs the signals of its photo detectors on a single channel 310 instead of outputting the signals of its photo detectors on separate parallel channels.

[0040] FIG. 4 illustrates still another embodiment of the electronics interface which is coupled to a two-channel multiplexed photo array 408. The multiplexed array 408 includes a first channel output 410-1, and a second channel output 410-2. Each one of a first half of the photo detectors of the multiplexed photo array 408 can be dynamically coupled to the first channel output 410-1 via a first switching network (not shown). Each one of a second half of the photo detectors can be dynamically coupled to the second channel 410-2 via a second switching network (not shown).

[0041] The electronics interface of FIG. 4 includes a first and second channel processor 315-1, 315-2 coupled to the first and second channel output 410-1, 410-2, respectively. Each channel processor 315-1, 315-2 includes an analog processor 320-1, 320-2, an A/D converter 325-1, 325-2 and a memory buffer 330-1, 330-2. The output of the memory buffer 330-1, 330-2 of each one of the channel processors 315-1, 315-2 is coupled to the data bus 35. Alternatively, the first and second channel processors 315-1, 315-2 may share

a common memory buffer. In this alternative case, the output of the A/D converter **325-1**, **325-2** of each one of the channel processors **315-1**, **315-2** would be coupled to the common memory buffer.

[0042] When the controller **55** receives a first encoder pulse from the motor encoder **50**, the controller **55** instructs the first switching network of the multiplexed photo array **408** to sequentially output the signal of each one of the first half of the photo detectors to the first channel output **410-1**. Similarly, the controller **55** instructs the second switching network to sequentially output the signal of each one of the second half of the photo detectors to the second channel output **410-2**. The analog processor **320-1**, **320-2** of each one of the channel processors **315-1**, **315-2** performs analog processing on the respective channel output **410-1**, **410-2**. The controller **55** instructs each A/D converter **325-1**, **325-2** to digitize the output of the respective analog processor **320-1**, **320-2**. Preferably, the controller **55** coordinates the timing of the first switching network and the A/D converter **325-1** of the first channel processor **315-1** such that the A/D converter **325-1** acquires at least one digital datum from the signal of each one of the first half of the photo detectors. Similarly, the controller **55** coordinates the timing of the second switching network and the A/D converter **325-2** of the second channel processor **315-2** such that the A/D converter **325-2** acquires at least one digital datum from the signals of each one of the second half of the photo detectors. Each one of the A/D converters **325-1**, **325-2** writes its digital data into the respective memory buffer **330-1**, **330-2**. Preferably, each memory buffer **330-1**, **330-2** stores its received digital data into assigned memory spaces according to their corresponding image depth.

[0043] The memory buffers **330-1**, **330-2** sequentially write their digital data to the single FIFO memory buffer **40** via the data bus **35**, preferably, in order of increasing image depth. When the controller **55** receives a second (subsequent) encoder pulse from the motor encoder **50**, the digital data acquired during the first encoder pulse is outputted to the ultrasound console **12** in serial analog form in a manner similar to the electronics interface of **FIG. 1**. Alternatively, for the case in which the ultrasound console has a digital input, the digital data may be outputted to the ultrasound console **12** as a digital data sequence in a manner similar to the electronics interface of **FIG. 2**.

[0044] An advantage of the electronics interface according to this embodiment is that it this may achieve higher data read out rates compared with the electronics interface of **FIG. 3**. This is because the electronics interface according to this embodiment uses two channel processors to simultaneously process two separate outputs of the multiplexed photo array. Thus, while adding to the hardware cost of the electronics interface, additional channel processors may increase the data read out rate of the electronics interface. Those skilled in the art will appreciate that the multiplexed photo array and the electronics interface may include any number of channels.

[0045] It is contemplated that any embodiment described in this patent specification can be modified such that, for example, the number of any of the components can be increased or decreased as desired. Further, it is contemplated that features shown in one embodiment may be added to those of another embodiment, or features shown in one

embodiment may be deleted, as desired. Also, the output of the electronics interface of any embodiment may be either digital, analog, or any other format required by the ultrasound console.

[0046] While various embodiments of the application have been described, it will be apparent to those of ordinary skill in the art that many embodiments and implementations are possible that are within the scope of the invention. Therefore, the invention is not to be restricted or limited except in accordance with the following claims and their equivalents.

What is claimed is:

1. An electronics interface for interfacing to a multi-channel photo array comprising a plurality of parallel channels, each one of the parallel channels outputting a photo detector signal corresponding to a different image depth, the electronics interface comprising:

a plurality of channel processors, each one of the channel processors having an input coupled to one of the parallel channels of the photo array to permit each one of the channel processors to acquire the photo detector signal from the respective parallel channel, each one of the channel processors further having an output;

a data bus coupled to the output of each one of the channel processors; and

a memory buffer having an input coupled to the data bus and an output.

2. The electronics interface of claim 1, wherein the memory buffer is a First-In-First-Out (FIFO) memory buffer.

3. The electronics interface of claim 1, wherein the memory buffer outputs data in the form of a digital data sequence arranged in order of increasing image depth.

4. The electronics interface of claim 1, wherein the memory buffer outputs data in the form of a digital data sequence arranged in order of decreasing image depth.

5. The electronics interface of claim 1, wherein each one of the channel processors comprises:

an analog processor having an input coupled to one of the parallel channels of the photo array, and an output;

an analog-to-digital converter having an input coupled to the output of the analog processor, and an output; and

a memory buffer having an input coupled to the output of the analog-to-digital converter and an output coupled to the data bus.

6. The electronics interface of claim 5, wherein the memory buffer of each one of the channel processors is a First-In-First-Out memory buffer.

7. The electronics interface of claim 1 further comprising a digital-to-analog converter having an input coupled to the output of the memory buffer, and an output.

8. The electronics interface of claim 1 wherein the output of the memory buffer outputs digital data to an ultrasound console.

9. The electronics interface of claim 7, wherein the output of the digital-to-analog converter is coupled to provide a serial analog signal to an ultrasound console.

10. The electronics interface of claim 7, wherein the output of the digital-to-analog converter is coupled to a mixer.

11. The electronics interface of claim 7, wherein the memory buffer outputs digital data received from the channel processors to the digital-to-analog converter in the form of a digital data sequence.

12. The electronics interface of claim 11, wherein the digital data in the digital data sequence are arranged in order of increasing image depth.

13. The electronics interface of claim 11, wherein the digital data in the digital data sequence are arranged in order of decreasing image depth.

14. The electronics interface of claim 1 further comprising a controller coupled to an ultrasound motor encoder for synchronizing the electronics interface with an ultrasound console.

15. The electronics interface of claim 14, wherein the controller instructs each one of the channel processors to acquire digital data from the respective parallel channel for a predetermined data acquisition period when the controller receives an encoder pulse from the ultrasound motor encoder.

16. The electronics interface of claim 15, wherein the channel processors write their digital data into the memory buffer at the end of the data acquisition period.

17. The electronics interface of claim 16 further comprising a digital-to-analog converter having an input coupled to the output of the memory buffer and an output coupled to the ultrasound console.

18. The electronics interface of claim 17, wherein the controller instructs the memory buffer to output the digital data received from the channel processors to the digital-to-analog converter when the controller receives a subsequent encoder pulse from the ultrasound motor encoder.

19. The electronics interface of claim 16, wherein the memory buffer outputs the digital data in the form of a digital data sequence to an ultrasound console.

20. The electronics interface of claim 19, wherein the digital data in the digital data sequence are arranged in order of increasing image depth.

21. The electronics interface of claim 19, wherein the digital data in the digital data sequence are arranged in order of decreasing image depth.

22. The electronics interface of claim 19, wherein the digital-to-analog converter converts the received digital data into an analog signal and outputs the analog signal to the ultrasound console.

23. The electronics interface of claim 22, wherein the digital-to-analog converter outputs the analog signal to the ultrasound console in the form of a serial analog signal.

24. The electronics interface of claim 16, further comprising a logic control having an input coupled to the memory buffer and an output coupled to a digital input of the ultrasound console.

25. The electronics interface of claim 24, wherein the controller instructs the logic control to transfer the digital data stored in the memory buffer to the ultrasound console when the controller receives a subsequent encoder pulse from the ultrasound motor encoder.

26. The electronics interface of claim 25, wherein the control logic transfers the digital data to the ultrasound console in form of a digital data sequence.

27. The electronics interface of claim 26, wherein the digital data in the digital data sequence are arranged in order of increasing image depth.

28. An electronics interface for interfacing to a multiplexed photo array comprising at least one channel output, each one of the channel outputs capable of outputting a signal from each one of a plurality of photo detectors, each one of the plurality of photo detectors corresponding to a different image depth, the electronics interface comprising:

at least one channel processor, each one of the channel processors having an input coupled to one of the channel outputs of the multiplexed photo array and an output, wherein each one of the channel processors acquires digital data from the respective channel output;

a data bus coupled to the output of each one of the channel processors; and

a memory buffer having an input coupled to the data bus and an output.

29. The electronics interface of claim 28, wherein the multiplexed photo array comprises exactly one channel output.

30. The electronics interface of claim 28, wherein the multiplexed photo array comprises exactly two channel outputs.

31. The electronics interface of claim 28, further comprising a digital-to-analog converter having an input coupled to the output of the memory buffer and an output.

32. The electronics interface of claim 31, wherein the output of the digital-to-analog converter is coupled to an ultrasound console.

33. The electronics interface of claim 28, further comprising a controller coupled to an ultrasound motor encoder for synchronizing the electronics interface and the multiplexed photo array with an ultrasound console.

34. The electronics interface of claim 33, the controller instructs each one of the channel outputs of the multiplexed photo array to sequentially output the signal from each one of its respective plurality of photo detectors when the controller receives an encoder pulse from the ultrasound motor encoder.

35. The electronics interface of claim 34, wherein the controller coordinates the timing of the channel outputs of the photo array and the channel processors such that each one of the channel processors acquires at least one digital datum for each photo detector signal outputted by the respective channel output.

36. The electronics interface of claim 35, wherein each one of the channel processors writes its digital data into the memory buffer via the data bus.

37. The electronics interface of claim 36, further comprising a digital-to-analog converter having an input coupled to the output of the memory buffer and an output coupled to the ultrasound console.

38. The electronics interface of claim 37, wherein the controller instructs the memory buffer to output the digital data received from the channel processors to the digital-to-analog converter when the controller receives a subsequent encoder pulse from the ultrasound motor encoder.

39. The electronics interface of claim 38, wherein the memory buffer outputs the digital data to the digital-to-analog converter in the form of a digital data sequence.

40. The electronics interface of claim 39, wherein the digital data in the digital data sequence are arranged in order of increasing image depth.

41. The electronics interface of claim 39, wherein the digital-to-analog converter converts the received digital data into an analog signal and outputs the analog signal to the ultrasound console.

42. The electronics interface of claim 41, wherein the digital-to-analog converter outputs the analog signal to the ultrasound console in the form of a serial analog signal.

43. The electronics interface of claim 36, further comprising a logic control having an input coupled to the memory buffer and an output coupled to a digital input of the ultrasound console.

44. The electronics interface of claim 43, wherein the controller instructs the logic control to transfer the digital data stored in the memory buffer to the ultrasound console when the controller receives a subsequent encoder pulse from the ultrasound motor encoder.

45. The electronics interface of claim 44, wherein the control logic transfers the digital data to the ultrasound console in form of a digital data sequence.

46. The electronics interface of claim 45, wherein the digital data in the digital data sequence are arranged in order of increasing image depth.

* * * * *

| | | | |
|----------------|---|---------|------------|
| 专利名称(译) | 超声控制台的电子接口 | | |
| 公开(公告)号 | US20030137670A1 | 公开(公告)日 | 2003-07-24 |
| 申请号 | US09/909357 | 申请日 | 2001-07-18 |
| [标]申请(专利权)人(译) | 巴巴托LOUIS J | | |
| 申请(专利权)人(译) | 巴巴托LOUIS J. | | |
| 当前申请(专利权)人(译) | BOSTON SCIENTIFIC SCIMED , INC. | | |
| [标]发明人 | BARBATO LOUIS J | | |
| 发明人 | BARBATO, LOUIS J. | | |
| IPC分类号 | G01N21/17 A61B5/00 A61B8/12 A61B10/00 G01B9/02 | | |
| CPC分类号 | A61B8/12 A61B5/0059 A61B5/0066 | | |
| 其他公开文献 | US7058211 | | |
| 外部链接 | Espacenet USPTO | | |

摘要(译)

提供了用于将光学相干域反射计 (OCDR) 系统连接到超声控制台的系统和方法。第一电子接口实施例将OCDR系统的并行通道输出处理成串行模拟信号，以输入到超声控制台。另一电子接口实施例将OCDR系统的并行通道输出处理成数字数据序列，以输入到具有数字输入的超声控制台。又一电子接口实施例将来自多路复用光电阵列的多路复用输出处理成模拟或数字形式，以输入到超声控制台。又一个电子接口实施例将来自多路复用光电阵列的多个多路复用输出处理成模拟或数字形式，以输入到超声控制台。

