(19) Europäisches Patentamt
European Patent Office
Office européen des brevets

(11) EP 1 441 572 B1

(12) **EUROPEAN PATENT SPECIFICATION**

(45) Date of publication and mention of the grant of the patent:
07.06.2006 Bulletin 2006/23

(51) Int Cl.:
H05B 33/08 *(2006.01)* ***H01L 27/15*** *(2006.01)*
C23C 14/04 *(2006.01)* ***C23C 16/04*** *(2006.01)*

(21) Application number: **04000271.9**

(22) Date of filing: **08.01.2004**

(54) **Precision mask for deposition and a method for manufacturing the same, an electroluminescence display and a method for manufacturing the same, and electronic equipment**

Präzisionsbeschichtungsmaske und Verfahren zur Herstellung der Maske, Elektrolumineszenzanzeige und Verfahren zur Herstellung der Anzeige und Elektronisches Gerät

Masque de précision pour dépot et procédé de production du masque, écran électroluminescent et procédé de fabrication et appareil électronique

(84) Designated Contracting States:
DE FR GB

(30) Priority: **20.01.2003 JP 2003011451**

(43) Date of publication of application:
28.07.2004 Bulletin 2004/31

(73) Proprietor: **SEIKO EPSON CORPORATION**
Shinjuku-ku,
Tokyo 163-0811 (JP)

(72) Inventors:
- **Yotsuya, Shinichi**
  Suwa-shi
  Nagano-ken 392-8502 (JP)
- **Kuwahara, Takayuki**
  Suwa-shi
  Nagano-ken 392-8502 (JP)

(74) Representative: **Hoffmann, Eckart**
Patentanwalt,
Bahnhofstrasse 103
82166 Gräfelfing (DE)

(56) References cited:
EP-A- 0 219 873 **US-A- 4 511 599**
US-A1- 2002 111 035

- **PATENT ABSTRACTS OF JAPAN vol. 2000, no. 08, 6 October 2000 (2000-10-06) & JP 2000 129419 A (HOKURIKU ELECTRIC IND CO LTD), 9 May 2000 (2000-05-09)**
- **PATENT ABSTRACTS OF JAPAN vol. 2000, no. 16, 8 May 2001 (2001-05-08) & JP 2001 023773 A (HOKURIKU ELECTRIC IND CO LTD), 26 January 2001 (2001-01-26)**
- **PATENT ABSTRACTS OF JAPAN vol. 2000, no. 24, 11 May 2001 (2001-05-11) & JP 2001 185350 A (SANYO ELECTRIC CO LTD), 6 July 2001 (2001-07-06)**

Note: Within nine months from the publication of the mention of the grant of the European patent, any person may give notice to the European Patent Office of opposition to the European patent granted. Notice of opposition shall be filed in a written reasoned statement. It shall not be deemed to have been filed until the opposition fee has been paid. (Art. 99(1) European Patent Convention).

EP 1 441 572 B1

Description

[0001] The present invention relates to a precision mask for deposition that is mainly used to form a hole transport layer, an emitting layer, and the like of an organic electroluminescence (EL) display, and a method for manufacturing the same.

[0002] A conventional deposition mask may be formed by wet-etching a single-crystal silicon wafer of surface orientation (100) with potassium hydroxide or the like so as to reduce the thickness of the center of the wafer, and then by dry-etching the wafer to form an opening for deposition corresponding to each pixel of the organic EL display (see JP 2001-185350 A, for example). The deposition mask corresponds to the precision mask for deposition according to the invention.

[0003] A conventional mask for evaporation may be formed by wet-etching a single-crystal silicon wafer of surface orientation (100) with potassium hydroxide or the like so as to reduce the thickness of part of the wafer, and by further wet-etching the wafer with potassium hydroxide or the like to form an evaporated pattern (an opening) (see JP 4-236758 A, for example). The mask for evaporation corresponds to the precision mask for deposition according to the invention.

[0004] A conventional precision mask for deposition having a single-crystal silicon wafer that is used for an organic EL display may include a plurality of elongated openings that are several dozen micrometers wide aligned as shown in FIG. 9. The openings make it possible to form pixels at a time that are arranged lengthwise and each emit either red, green, or blue light.

[0005] The conventional deposition mask having an opening for deposition corresponding to each pixel of the organic EL display (see JP 2001-185350 A, for example) involves the following problem. It is necessary to align the mask for deposition with a glass substrate to which an emitting layer is evaporated within a tolerance of +/- five (5) micrometers both lengthwise and crosswise in a vacuum evaporation room. This hinders productivity.

[0006] The conventional mask for evaporation that is formed by wet-etching a single-crystal silicon wafer of surface orientation (100) to form an opening (see JP 4-236758 A, for example) also involves the following problem. If a plurality of elongated openings that are several dozen micrometers wide is aligned as shown in FIG. 9, part of the silicon wafer that is between two openings is too weak to bear up. Thus, an evaporated wafer is not accurately patterned.

[0007] US 2002/0111035 A1 discloses a mask for use in forming a thin-layer pattern of an organic electroluminescence element having high-precision pixels. The mask is manufactured by wet-etching a (100) silicon wafer in a crystal orientation-dependent anisotropic fashion so as to form through-holes having (111)-oriented walls serving as apertures corresponding to a thin-layer pattern to be formed. This prior art involves the same poblems as that discussed above.

[0008] In consideration of these problems, the invention aims to provide a precision mask for deposition (simply referred to as "deposition mask" hereinafter) that is easily aligned with a glass substrate in evaporating an emitting layer and the like of an organic EL display, and is strong enough to form an accurate evaporated pattern. The invention also aims to provide a method for easily and accurately manufacturing such a deposition mask.

[0009] This object is achieved by a precision deposition mask as claimed in claim 1, a method as claimed in claim 7 and their preferred embodiments as claimed in the dependent claims.

[0010] According to the invention, the second brace, which defines the second openings, serves as reinforcement for the first brace, which defines the first openings. The first openings are several dozen micrometers wide and several centimeters long, which are elongated in shape. Since the second brace is joined to the first brace and serves as reinforcement, the first brace does not bend. As a result, an accurate evaporated pattern can be provided. In addition, since the first openings are elongated in shape, the deposition mask is easily aligned with the glass substrate when evaporating the emitting layer etc. as described in greater detail below.

[0011] Since, preferably, the first brace and the second brace are formed to be joined to the mask substrate, the deposition mask according to the invention provides high accuracy and rigidity.

[0012] With the mask substrate that is preferably made of single-crystal silicon, the deposition mask according to the invention provides high accuracy and rigidity. Moreover, the deposition mask is easily manufactured by wet etching.

[0013] Since at least one of the side surfaces of the first brace and the second brace is preferably of surface orientation (111), the deposition mask according to the invention is easily manufactured by anisotropic-etching the mask substrate that is made of single-crystal silicon by potassium hydroxide or the like, when forming the first openings and the second openings.

[0014] According to one embodiment of the invention, the second brace, which defines the second openings of the mask substrate, serves as reinforcement for the first brace, which defines the first openings of the mask substrate. Since the second brace is joined to the first brace and serves as reinforcement, the first brace does not bend. As a result, an accurate evaporated pattern can be provided. Since both of the side surfaces of the first brace and the second brace are of surface orientation (111), the deposition mask is easily manufactured by wet-etching a silicon wafer by potassium hydroxide or the like, when forming the first openings and the second openings.

[0015] The preferred embodiment of the invention provides a deposition mask that provides higher accuracy by using a single-crystal silicon wafer whose oxygen concentration is low, which can avoid developing a crystal defect when the mask substrate reaches a high temper-

ature in manufacturing the deposition mask.

[0016] In the method according to the invention, the etching protective film is formed on both the surface (front side) and the back (rear side) of a single-crystal silicon wafer. The single-crystal silicon wafer is then patterned by photolithography or the like and removed in parts that are patterned, which is to be the openings by anisotropic etching. With the method including these steps, a deposition mask that can form an accurate evaporated pattern is easily and accurately manufactured.

[0017] If the temperature of the mask substrate is from 500 to 800 °C, it is preferred to quickly pass through this temperature range in which a crystal defect is most likely to develop by cooling the mask substrate at an average cooling rate of at least 3 °C per minute makes. Thus the deposition mask according to the invention provides higher accuracy.

[0018] Preferred embodiments of the invention will be described in detail below with reference to the attached drawings.

FIG. 1 is a diagram schematically showing a deposition mask according to a first embodiment of the invention.

FIG. 2 is a cross-section view of an electrode part of an organic EL display.

FIG. 3 is a diagram showing a method for manufacturing a deposition mask according to the invention.

FIG. 4 is a chart showing temperature changes by thermal oxidation shown in FIG. 3A.

FIG. 5 is a drawing showing a pattern on the surface of the mask substrate.

FIG. 6 is a drawing showing a pattern on the back of the mask substrate.

FIG. 7 is a comparison chart of electrode configurations for an organic EL display.

FIG. 8 is a drawing showing the spatial relationship of the glass substrate and the deposition mask when using evaporation.

FIG. 9 is a drawing showing a conventional deposition mask.

First Embodiment

[0019] FIG. 1 is a diagram schematically showing a deposition mask according to a first embodiment of the invention. The mask is cut along the A-A line in FIG. 1, and portions of the mask not shown in this diagram are formed in the same pattern. A mask substrate 1 is provided by cutting a single-crystal silicon wafer into a rectangle. Facing the back (back side) of the mask substrate 1, a first brace 3 is provided. In this diagram the first brace 3 includes a plurality of braces that are placed in parallel to each other at given intervals. The intervals form a plurality of first opening 2. Facing the surface (front side) of the mask substrate 1, a second brace 5 is provided. In this diagram the second brace 5 includes a plurality of braces that form a plurality of second openings 4. The first brace 3 and the second brace 5 are formed to be joined to the mask substrate 1, which is made of single-crystal silicon. A method for manufacturing them is described below in a third embodiment. At a point where the first brace 3 intersects the second brace 5, the upper surface of the first brace 3 is joined to the lower surface of the second brace 5. When evaporating an organic EL material, the first brace 3 is in contact with the evaporated material.

[0020] FIG. 1 schematically shows the deposition mask. In general, the width "d" of the first openings 2 is from several micrometers to several dozen micrometers. The first brace 3 is about twice as wide as the first openings 2. The length of the first openings 2 is, in general, from several centimeters to several dozen centimeters. Thus the first openings 2 are elongated in shape.

[0021] The deposition mask according to the first embodiment shown in FIG. 1 is formed by cutting the mask substrate 1 out of a single-crystal silicon wafer of surface orientation (110). The side surfaces of the first brace 3 are perpendicular (111) to the surface orientation (110) of the mask substrate. The side surfaces of the second brace 5 intersect the side surfaces of the first brace 3, and are also perpendicular (111) to the surface orientation of the mask substrate. The side surfaces of the braces face neither the surface and the back of the mask substrate 1 for the side surfaces of the braces 5. The deposition mask is provided by, for example, cutting a single-crystal silicon wafer of surface orientation (110) into a rectangle, which is to be the mask substrate 1. The first openings 2 and the second openings 4 are easily formed by anisotropic etching with potassium hydroxide or the like. A method for manufacturing the deposition mask according to the invention is described below in greater detail in a second embodiment.

[0022] It should be noted that although the side surfaces of the first brace 3 and the second brace 5 are perpendicular to the surface of the mask substrate 1 in the first embodiment, it is not always necessary to form the side surfaces of the braces perpendicular to the surface of the mask substrate. For example, if the first brace 3 is formed so as to have a trapezoidal cross-section, the first openings 2 have an inverted trapezoidal cross-section. This makes it possible to evaporate a material with a wide angle.

[0023] Furthermore, the first brace 3 may be made of a different material from that of the second brace 5.

[0024] FIG. 2 is a cross-section view of an electrode part of an organic EL display that is an example of an EL

display manufactured with the deposition mask according to the first embodiment of the invention. The diagram shows that a glass substrate 6 is provided at the bottom. On this substrate, a TFT wiring layer 7, a planarizing insulating film 8, and an ITO layer 9 are deposited in this order. ITO stands for indium thin oxide that serves as an anode to apply an electric current to pixels. Then a silicon oxide layer 10 is deposited on a part that emits no light around each pixel. Subsequently, a hole transport layer 11, an emitting layer 12, and an electron injection layer 13, all of which form an EL layer and are made of an organic EL material, are deposited by, for example, vacuum evaporation. On top of them, an ITO layer 14 that serves as a cathode and a transparent sealant film 15 are deposited. The deposition mask shown in FIG. 1 is mainly used as a mask for evaporating the hole transport layer 11, the emitting layer 12, and the electron injection layer 13. In addition, the mask can be used as a mask for sputtering when forming the ITO layer 9 by sputtering. The EL layer may include a hole injection layer and the like if any, as well as the hole transport layer 11, the emitting layer 12, and the electron injection layer 13.

[0025] The deposition mask (the mask substrate 1) according to the first embodiment includes the second brace 5 that is joined to the first brace 3. Therefore, the mask is strong enough to bear up and forms an accurate evaporated pattern. Also as regards the deposition mask according to the first embodiment, as shown in a fourth embodiment described later in detail, the emitting layer 12 etc. are deposited while the first openings 2, which are elongated in shape, are aligned with a portion on the glass substrate 6 where pixels are formed. This makes it easy to align the mask substrate 1 with the glass substrate 6, which can improve production efficiency.

[0026] Also according to the first embodiment, the side surfaces of the first brace 3 and the second brace 5 are perpendicular (111) to the mask substrate 1. This makes it easy to form the deposition mask by anisotropic etching with potassium hydroxide or the like. In addition, since the side surfaces of the first brace 3 are perpendicular to the mask substrate 1, the first openings 2 can be formed precisely.

Second Embodiment

[0027] FIG. 3 shows cross-section views of the mask substrate 1 illustrating a method for manufacturing the deposition mask according to the first embodiment. First, the mask substrate 1 is provided by cutting a single-crystal silicon wafer of surface orientation (110) into a rectangle. After cleaning the mask substrate 1, an etching protective film 17 that is made of silicon oxide (SiO_2) is formed by thermal oxidation so as to surround the mask substrate 1 (see FIG. 3A). The etching protective film 17 may be obtained by forming a silicon nitride film by chemical vapor deposition (CVD) or forming a gold-chrome alloy film by sputtering instead of by forming a silicon oxide film by thermal oxidation.

[0028] According to the second embodiment, single-crystal silicon whose oxygen concentration is $1.7*10^{18}$ atm/cm^3 or below is used for the mask substrate 1. If the temperature of the mask substrate 1 is from 500 to 800 °C after forming the etching protective film 17 by thermal oxidation, the mask substrate 1 is cooled at an average cooling rate of at least 3 °C per minute.

[0029] FIG. 4 is a chart showing an example of temperature changes in forming the etching protective film 17 by thermal oxidation as shown in FIG. 3A. When the temperature reaches 800 °C, the temperature is increased up to 1100 °C by supplying oxygen to a thermal oxidation room. When the temperature reaches 1100 °C, steam is supplied to the thermal oxidation room in order to accelerate thermal oxidation. When thermal oxidation is completed after keeping the temperature of 1100 °C for a while, nitrogen is supplied in order to stabilize the etching protective film 17. Then, the temperature is lowered from 1100 °C.

[0030] If the temperature of the mask substrate 1 is from 500 to 800 °C, the mask substrate 1 is cooled at an average cooling rate of at least 3 °C per minute. This is because the possibility of developing a crystal defect of single-crystal silicon is highest in this temperature range. If the mask substrate 1 has a crystal defect, openings may not be accurately formed by anisotropic etching. Developing such a crystal defect can be avoided by passing through this temperature range quickly.

[0031] The mask substrate also reaches a temperature of 500 °C or higher when the etching protective film 17 of silicon nitride is formed by CVD or the etching protective film 17 of gold-chrome alloy by sputtering instead of thermal oxidation. Also in these cases, if the temperature of the mask substrate is from 500 to 800 °C, developing a crystal defect can be avoided by cooling the mask substrate at an average cooling rate of at least 3 °C per minute.

[0032] Furthermore, by using single-crystal silicon whose oxygen concentration is $1.7*10^{18}$ atm/cm^3 or below for the mask substrate 1, developing a crystal defect caused by a higher-temperature process can be avoided.

[0033] Next, configurations corresponding to the first openings 2 that are defined by the first brace 3 are patterned on the back of the mask substrate 1 where the etching protective film 17 is formed. Also, configurations corresponding to the second openings 4 that are defined by the second brace 5 are patterned on the surface of the mask substrate. The configurations are patterned by photolithography on portions other than the openings. FIG. 5 shows a pattern on the surface of the mask substrate 1, while FIG. 6 shows a pattern on the back of the mask substrate 1. Photolithography is performed in the hatched areas in FIGs. 5 and 6. The arrows "J" and "K" in FIGs. 5 and 6 are in the direction of (111). Then the mask substrate 1 on which the configurations are patterned is etched by a solution of hydrofluoric acid and ammonium fluoride so as to remove the etching protective film in parts to be the openings (see FIG. 3B). Here,

a part to be an alignment mark 20 that is necessary when setting a position of evaporating the emitting layer 12 etc. of the organic EL display that is mentioned in the first embodiment is also etched.

[0034] The mask substrate 1 that is etched as shown in FIG. 3B is then anisotropic-etched with a potassium hydroxide solution so as to form the first openings 2 and the second openings 4 (see FIG. 3C). By wet etching with potassium hydroxide, part of the mask substrate that is not covered by silicon oxide is etched accurately with the side surfaces of surface orientation (111). When the organic EL display includes a semiconductor, organic alkaline solutions such as a tetramethylammonium hydroxide solution are preferably used for etching, instead of the potassium hydroxide solution. This is because the semiconductor may be contaminated by potassium. Also in this case, anisotropic etching can be performed as is the case with potassium hydroxide.

[0035] Finally, the etching protective film 17 that remains on the mask substrate 1 shown in FIG. 3C is removed by a buffer hydrogen fluoride solution or the like. As a result, the deposition mask is formed (see FIG. 3D).

[0036] By performing anisotropic etching after forming the etching protection film, the method for manufacturing a deposition mask according to the second embodiment makes it possible to easily and accurately manufacture a precision deposition mask that is strong enough to form an accurate evaporated pattern as shown in FIG. 1. Moreover, by cooling the mask substrate 1 at an average cooling rate of 3 °C per minute if the temperature is from 500 to 800 °C so as to quickly pass through this temperature range in which a crystal defect is likely to develop, and by using single-crystal silicon whose oxygen concentration is $1.7*10^{18}$ atm/cm^3 or below for the mask substrate 1, the method makes it possible to avoid developing a crystal defect and thereby to accurately perform anisotropic etching.

Third Embodiment

[0037] The electrode part of an organic EL display whose EL layer is manufactured with the deposition mask according to the first embodiment of the invention has a cross section as shown in FIG. 2. An electrode configuration as viewed from the surface side of an EL display according to a third embodiment is called vertical stripes. Three major electrode configurations for an organic EL display are described below.

[0038] FIG. 7 is a comparison chart of the electrode configurations for an organic EL display in terms of the difficulty of thin-film transistor (TFT) wiring, image display quality, and character display quality. TFT wiring means general wiring for driving an organic EL display. It controls switching on and off of each pixel. Electrode configurations have an important influence on display quality, in particular, as regards a full-color low-molecular organic EL display. As shown in FIG. 7, a configuration called delta configuration has the disadvantages of complicated TFT wiring and low character display quality. A configuration called square configuration also has the disadvantages of rather complicated TFT wiring and high cost. In the configuration called vertical stripes, pixels whose width is 20 micrometers and length is 60 micrometers, for example, are arranged. An organic EL display of vertical stripes requires simple TFT wiring and low cost, while it provides high image and character display quality.

[0039] Since the deposition mask shown in FIG. 1 includes the first openings 2 that are elongated in shape, it is suitable for manufacturing the organic EL display of vertical stripes.

[0040] Since the EL display according to the third embodiment is manufactured with the deposition mask according to the first embodiment shown in FIG. 1, which is sufficiently strong, the display provides high precision with accurate pixel patterns. In addition, since the display adopts the vertical-stripe pixel configuration, it requires simple TFT wiring and low costs, while it provides high image and character display quality.

Fourth Embodiment

[0041] FIG. 8 shows the spatial relationship of the glass substrate 6 and the deposition mask (the mask substrate 1) when vacuum-evaporating the EL layer to the organic EL display shown in FIG. 2 in manufacturing the organic EL display. The organic EL display shown in FIG. 8 adopts the vertical-stripe pixel configuration. The TFT wiring layer 7, the planarizing insulating film 8, the ITO layer 9, and the silicon oxide layer 10 are deposited on the glass substrate 6 (see Fig. 2). The mask substrate 1 (not shown in the diagram) is provided in a manner that its back (the side on which the first openings 2 are formed) is in contact with the glass substrate 6. As shown in FIG. 8, the first openings 2 are aligned with vertical lines of pixels. In addition, an evaporation source is on the side of the mask substrate 1. The first openings 2 are designed so as to provide an opening every three vertical pixel lines and evaporate pixels that emit the same color at a time. In other words, red pixels 21 R, green pixels 21 G, and blue pixels 21 B are each arranged lengthwise. Pixels of a desired color are evaporated only by moving the mask substrate 1 to the line of pixels of the color and aligning the mask substrate 1 with the glass substrate 6.

[0042] Above the mask substrate 6, the silicon oxide layer 10, which is an insulator, is deposited on a part that emits no light around each pixel as shown in FIG. 2. Thus, even if the EL layer is formed over the first openings 2, pixels are separated from one another. When vacuum-evaporating the emitting layer 12 etc., it is therefore sufficient to pay attention only to lateral alignment accuracy and not to longitudinal alignment accuracy when aligning the mask substrate 1 with the glass substrate 6. Since the mask substrate 1 is aligned with the glass substrate 6 in a vacuum evaporation room, achieving high longitudinal and alignment accuracies requires time and money, and reduces production efficiency as a result.

[0043] However, using the deposition mask (the mask substrate 1) shown in FIG. 1 makes it easy to align the mask substrate 1 with the glass substrate 6, which improves production efficiency. In addition, since the first openings 2 are elongated in shape, the mask is suitable for manufacturing the organic EL display of vertical-stripe pixel configuration.

[0044] In order to reduce the need for high longitudinal alignment accuracy as mentioned above, one option is to use such a mask for evaporation as the one shown in FIG. 9. The problem here is that braces between elongated openings are several dozen micrometers wide in general, which are too weak to bear up. This means it is difficult to make an accurate evaporated pattern. The deposition mask shown in FIG. 1, however, includes at least one of the second brace 5, which is joined to the first brace 3. Thus, the first brace 3 does not easily bend.

[0045] The emitting layer 12 etc. may not be evaporated evenly because of the second brace 5. To solve this problem, thickness distribution is evenly balanced within a pixel by rotating the glass substrate 6 and the mask substrate 1 together in a vacuum evaporation room and moving an evaporation source as required.

[0046] Furthermore, as regards the method for manufacturing an EL display according to the fourth embodiment, the emitting layer 12 etc. are deposited while the first openings 2, which are elongated in shape, are aligned with a portion on the glass substrate 6 where pixels are formed. This makes it easy to align the mask substrate 1 with the glass substrate 6, which can improve production efficiency. Moreover, since the deposition mask (the mask substrate 1) according to the first embodiment includes the second brace 5, the mask is strong enough to bear up and forms an accurate evaporated pattern.

Claims

1. A precision deposition mask, comprising:

a first brace having first brace portions (3) that are placed in parallel to each other at given intervals;
the first brace portions (3) defining a plurality of first openings (2);
a second brace having second brace portions (5) that are placed on the first brace so as to intersect the first brace portions (3);
the second brace portions (5) defining a plurality of second openings (4); and
the second brace being joined to the first brace where the second brace portions (5) intersect the first brace portions (3).

2. The mask according to Claim 1, further comprising:

a mask substrate (6), wherein the first brace and the second brace are formed to be joined to the mask substrate (6).

3. The mask according to Claim 2, wherein the mask substrate (6) is made of single-crystal silicon.

4. The mask according to Claim 3, wherein at least one of side surfaces of the first brace portions (3) and the second brace portions (5) is of surface orientation (111).

5. The mask according to Claim 3 or 4,
wherein the mask substrate (6) is made of single-crystal silicon of surface orientation (110);
side surfaces of the first brace portions (3) have surface orientation (111) being perpendicular to surface orientation (110) of the mask substrate (6); and
side surfaces of the second brace portions (5) have surface orientation (111) being perpendicular to surface orientation (110) of the mask substrate (6).

6. The mask according to any one of Claims 3 to 5, wherein the oxygen concentration of the mask substrate (6) is $1.7*10^{18}$ atm/cm^3 or below.

7. A method of manufacturing the precision deposition mask according to any one of Claims 1 to 6, the method comprising the steps of:

a) forming an etching protective film (17) on the mask substrate (6) that is made of single-crystal silicon;
b) patterning configurations corresponding to the plurality of first openings (2), defined by first brace portions (3) on the back of the mask substrate (6), on the etching protective film (17);
c) patterning configurations corresponding to the plurality of second openings (4), defined by the second brace portions (5) on the surface of the mask substrate (6), on the etching protective film (17);
d) removing the etching protective film (17) in parts that are patterned; and
e) forming the first openings (2) and the second openings (4) by etching.

8. The method according to Claim 7, wherein step a) further comprises the steps of:

a1) heating the mask substrate (6) up to 500 °C or higher;
a2) cooling the mask substrate (6); and
a3) cooling the mask substrate (6) at an average cooling rate of at least 3 °C per minute in the temperature range from 500 to 800 °C.

9. The method according to Claim 8, wherein step a) further comprises the step of:

forming the etching protective film by thermal oxidation.

10. Use of the precision deposition mask according to any one of Claims 1 to 6 for evaporating an electroluminescence layer (11; 12; 13) of an electroluminescence display.

Patentansprüche

1. Präzisions-Beschichtungsmaske, aufweisend:

eine erste Strebe mit ersten Strebenabschnitten (3), die parallel zueinander in gegebenen Abständen angeordnet sind;

wobei die ersten Strebenabschnitte (3) eine Mehrzahl erster Öffnungen (2) definieren;
eine zweite Strebe mit zweiten Strebenabschnitten (5), die so auf die erste Strebe gelegt sind, dass sie die ersten Strebenabschnitte (3) schneiden;
wobei die zweiten Strebenabschnitte (5) eine Mehrzahl zweiter Öffnungen (4) definieren; und
die zweite Strebe mit der ersten Strebe verbunden ist, wo die zweiten Strebenabschnitte (5) die ersten Strebenabschnitte (3) schneiden.

2. Maske nach Anspruch 1, ferner aufweisend:

ein Maskensubstrat (1), wobei die erste Strebe und die zweite Strebe so ausgebildet sind, dass sie mit dem Maskensubstrat (1) verbunden sind.

3. Maske nach Anspruch 2, bei der das Maskensubstrat (1) aus Einkristall-Silicium besteht.

4. Maske nach Anspruch 3, bei der mindestens eine der Seitenflächen der ersten Strebenabschnitte (3) und der zweiten Strebenabschnitte (5) die Oberflächenorientierung (111) hat.

5. Maske nach Anspruch 3 oder 4,
bei der das Maskensubstrat (1) aus Einkristall-Silicium der Oberflächenorientierung (110) besteht;
Seitenflächen der ersten Strebenabschnitte (3) die Oberflächenorientierung (111) senkrecht zur Oberflächenorientierung (110) des Maskensubstrats (1) haben; und
Seitenflächen der zweiten Strebenabschnitte (5) die Oberflächenorientierung (111) senkrecht zur Oberflächenorientierung (110) des Maskensubstrats (1) haben.

6. Maske nach einem der Ansprüche 3 bis 5, bei der die Sauerstoffkonzentration des Maskensubstrats (1) 1,7 x 10^{18} atm/cm^3 oder weniger beträgt.

7. Verfahren zum Herstellen der Präzisions-Beschichtungsmaske nach einem der Ansprüche 1 bis 6, wobei das Verfahren die Schritte aufweist:

a) Ausbilden eines Ätzschutzfilms (17) auf dem Maskensubstrat (6), das aus Einkristall-Silicium besteht;
b) Ausbilden von Mustern von Konfigurationen entsprechend der Mehrzahl der ersten Öffnungen (2), die von den ersten Strebenabschnitten (3) definiert sind, auf der Rückseite des Maskensubstrats (6) auf dem Ätzschutzfilm (17);
c) Ausbilden von Mustern von Konfigurationen entsprechend der Mehrzahl der zweiten Öffnungen (4), die von den zweiten Strebenabschnitten (5) definiert sind, auf der Oberfläche des Maskensubstrats (6) auf dem Ätzschutzfilm (17);
d) Entfernen des Ätzschutzfilms (17) an gemusterten Teilen; und
e) Ausbilden der ersten Öffnungen (2) und der zweiten Öffnungen (4) durch Ätzen.

8. Verfahren nach Anspruch 7, bei dem Schritt a) ferner die Schritte aufweist:

a1) Erwärmen des Maskensubstrats (6) auf 500°C oder darüber;
a2) Abkühlen des Maskensubstrats (6); und
a3) Abkühlen des Maskensubstrats (6) mit einer durchschnittlichen Abkühlrate von mindestens 3°C/min im Temperaturbereich von 500 bis 800°C.

9. Verfahren nach Anspruch 8, bei dem Schritt a) ferner den Schritt der Ausbildung des Ätzschutzfilms durch thermische Oxidation aufweist.

10. Verwenden der Präzisions-Beschichtungsmaske nach einem der Ansprüche 1 bis 6 zum Aufdampfen einer Elektrolumineszenzschicht (11; 12; 13) einer Elektrolumineszenzanzeige.

Revendications

1. Masque de précision pour dépôt, comprenant :

un premier étrésillonnement ayant des premiers éléments formant étrésillons (3), placés parallèlement les uns aux autres à intervalles donnés ;
les premiers éléments formant étrésillons (3) définissant une pluralité de premières ouvertures (2) ;
un deuxième étrésillonnement ayant des deuxièmes éléments formant étrésillons (5), qui sont placés sur le premier étrésillonnement de façon à croiser les premiers éléments formant

étrésillons (3) ;
les deuxième éléments formant étrésillons (5) définissant une pluralité de deuxièmes ouvertures (4) ; et
le deuxième étrésillonnement étant raccordé au premier étrésillonnement aux endroits où les deuxièmes éléments formant étrésillons (5) croisent les premiers éléments formant étrésillons.

2. Masque selon la revendication 1, comprenant, en outre

un substrat de masque (6), dans lequel le premier étrésillonnement et le deuxième étrésillonnement sont formés de manière à être raccordés au substrat de masque (6).

3. Masque selon la revendication 2, dans lequel le substrat de masque (6) est constitué de silicium

4. Masque selon la revendication 3, dans lequel au moins l'une des surfaces latérales des premiers éléments formant étrésillons (3) et des deuxième éléments formant étrésillons (5) est d'orientation cristalline (111).

5. Masque selon la revendication 3 ou 4,
dans lequel le substrat de masque (6) est constitué de silicium monocristallin d'orientation cristalline (110) ;
les surfaces latérales des premiers éléments formant étrésillons (3) ont une orientation cristalline (111) qui est perpendiculaire à l'orientation cristalline (110) du substrat de masque (6) ; et
les surfaces latérales des deuxièmes éléments formant étrésillons (5) ont une orientation cristalline (111) qui est perpendiculaire à l'orientation cristalline (110) du substrat de masque (6).

6. Masque selon l'une quelconque des revendications 3 à 5, dans lequel la concentration en oxygène du substrat de masque (6) est de $1{,}7\text{-}10^{18}$ atm/cm^3 ou moins.

7. Procédé de fabrication du masque de précision pour dépôt selon l'une quelconque des revendications 1 à 6, le procédé comprenant les étapes qui consistent à :

a) former un film de protection contre la gravure (17) sur le substrat de masque (6) qui est constitué de silicium monocristallin ;
b) structurer, sur le film de protection contre la gravure (17), des configurations correspondant à la pluralité de premières ouvertures (2), définies par les premiers éléments formant étrésillons (3) sur la face arrière du substrat de masque (6) ;
c) structurer, sur le film de protection contre la gravure (17), des configurations correspondant à la pluralité de deuxièmes ouvertures (4), définies par les deuxièmes éléments formant étrésillons (5) sur la surface du substrat de masque (6) ;
d) retirer le film de protection contre la gravure (17) dans les parties qui ont été structurées ; et
e) former par gravure les premières ouvertures (2) et les deuxièmes ouvertures (4).

8. Procédé selon la revendication 7, dans lequel l'étape a) comprend, en outre, les étapes qui consistent à :

a1) chauffer le substrat de masque (6) jusqu'à 500°C ou plus ;
a2) refroidir le substrat de masque (6) ; et
a3) refroidir le substrat de masque (6) à une vitesse moyenne de refroidissement d'au moins 3°C par minute, dans la plage de températures de 500 à 800°C.

9. Procédé selon la revendication 8, dans lequel l'étape a) comprend, en outre, l'étape qui consiste à former le film de protection contre la gravure par oxydation thermique.

10. Utilisation du masque de précision pour dépôt selon l'une quelconque des revendications 1 à 6 pour l'évaporation d'une couche électroluminescente (11 ; 12 ; 13) d'un écran électroluminescent.



FIG. 1


FIG. 2
15
14
13
12
10
11
9
8
7
6


FIG. 3 A
1
17
FIG. 3 B
FIG. 3 C
5
20
2
2
3
FIG. 3 D



FIG. 4

FIG. 5



FIG. 6



FIG. 7

PIXEL CONFIGURATION	SCHEMATIC DIAGRAM	TFT WIRING	IMAGE DISPLAY QUALITY	CHARACTER DISPLAY QUALITY
VERTICAL STRIPES		SIMPLE	○	○
DELTA CONFIGURA-TION		DIFFICULT	○	△
SQUARE CONFIGURA-TION		DIFFICULT	○	○

FIG. 8



FIG. 9



专利名称(译)	用于沉积的精密掩模及其制造方法，电致发光显示器及其制造方法，以及电子设备		
公开(公告)号	EP1441572B1	公开(公告)日	2006-06-07
申请号	EP2004000271	申请日	2004-01-08
[标]申请(专利权)人(译)	精工爱普生株式会社		
申请(专利权)人(译)	SEIKO EPSON CORPORATION		
当前申请(专利权)人(译)	SEIKO EPSON CORPORATION		
[标]发明人	YOTSUYA SHINICHI KUWAHARA TAKAYUKI		
发明人	YOTSUYA, SHINICHI KUWAHARA, TAKAYUKI		
IPC分类号	H05B33/08 H01L27/15 C23C14/04 C23C16/04 H05B33/10 C23C14/12 C23C14/24 H01L51/50		
CPC分类号	H01L51/001 C23C14/042 C23C14/12 H01L51/0011 Y10T428/24273		
优先权	2003011451 2003-01-20 JP		
其他公开文献	EP1441572A1		
外部链接	Espacenet		

摘要(译)

本发明的目的在于提供一种精密沉积掩模，其在蒸发有机EL显示器的发光层等时易于与玻璃基板对准，并且足够强以形成精确的蒸发图案。本发明还旨在提供一种用于容易且精确地制造这种精密沉积掩模的方法，有机EL显示器及其制造方法，以及包括有机EL显示器的电子设备。根据本发明的精密沉积掩模包括第一支架（3），其以给定间隔彼此平行放置。第一支架（3）形成限定多个第一开口（2）的部分。精确沉积掩模还包括至少一个第二支架（5），其放置在第一支架（3）上以便与第一支架（3）相交。第二支架（5）形成限定多个第二开口（4）的部分。第二支架（5）在第二支架（5）与第一支架（3）相交的点处连接到第一支架（3）。