



(19)

Europäisches Patentamt

European Patent Office

Office européen des brevets



(11)

EP 1 139 326 A2

(12)

EUROPEAN PATENT APPLICATION

(43) Date of publication:

04.10.2001 Bulletin 2001/40

(51) Int Cl. 7: G09G 3/32

(21) Application number: 01302926.9

(22) Date of filing: 28.03.2001

(84) Designated Contracting States:

AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU
MC NL PT SE TR

Designated Extension States:

AL LT LV MK RO SI

(30) Priority: 28.03.2000 JP 2000088213

(71) Applicant: Sanyo Electric Co., Ltd.
Moriguchi-shi, Osaka (JP)

(72) Inventor: Komiya, Naoaki
Ogaki-shi, Gifu (JP)

(74) Representative:
Cross, Rupert Edward Blount et al
BOULT WADE TENNANT,
Verulam Gardens
70 Gray's Inn Road
London WC1X 8BT (GB)

(54) Active matrix electroluminescent display device

(57) In a display device including, for each pixel, an organic EL element (60) and TFTs (30, 40) for controlling the element, a sequential circuit (350) is provided for stopping supply of power source voltages Vvdd and

Hvdd to drivers (80, 90) for driving the TFTs (30, 40) which control each organic EL element (60) after stopping supply of power source voltage Pvdd to the organic EL element (60) when the device is turned off.




Fig. 1

Description**BACKGROUND OF THE INVENTION****1. Field of the Invention**

[0001] The present invention relates to a display device comprising a thin film transistor (hereinafter referred to as a "TFT") for controlling a current to be supplied to a light emissive element.

2. Description of the Related Arts

[0002] In recent years, electroluminescence (hereinafter referred to as "EL") display devices using an EL element have been attracting attention as possible replacements for CRTs and LCDs.

[0003] In addition, an EL display device provided with a thin film transistor functioning as a switching element for driving the EL element has been researched and developed.

[0004] Fig. 1 is an equivalent circuit diagram of an EL display device according to a related art.

[0005] Referring to Fig. 1, an EL display panel includes, on an insulating substrate 10, a plurality of scan signal lines 81 connected to a vertical driver 80 for supplying a scan signal, and a plurality of data lines 91 receiving a data signal Sig on a data input line 92 when sampling transistors $SP_1, \dots, SP_k, SP_{k+1}, \dots, SP_n$ are turned on in accordance with the timing of a sampling pulse output from a horizontal driver 90 for supplying the data signal. Near each intersection between these lines 81 and 91, a switching TFT 30 connected to these lines 81 and 91, an element driving TFT 40 connected to the switching TFT 30, and an organic EL element 60 for emitting light by receiving a current from an element driving power source line 100 in accordance with a voltage applied to a gate of the element driving TFT 40 are disposed.

[0006] A storage capacitor 70 is provided between the TFTs 30 and 40, having one electrode 71 connected to a source 11s of the TFT 30, and the other electrode 72 receiving a potential common to all display pixels 200.

[0007] The horizontal driver 90 receives a timing signal and the like, such as a horizontal start pulse STH , while the vertical driver 80 receives a timing signal and the like, such as a vertical start pulse.

[0008] The drivers 80 and 90 also receive driving voltages $Vvdd$ and $Hvdd$, respectively, for driving these drivers. Each of the driving voltages $Hvdd$ and $Vvdd$ drives a shift register forming one of the drivers.

[0009] The sampling pulses are sequentially output from the horizontal driver 90 based on the start signal, and the sampling transistors SP are turned on in response to the sampling pulse, whereby a data signal $Vdata1$ on the data input line 92 is supplied to the data signal line 91. A gate signal is applied from the gate signal line 81 to a gate 13 of the first TFT 30, thereby turning

on the first TFT 30. As a result, a drain signal is supplied to a source 11s of the TFT 30, and a voltage $Vdata2$ obtained at this point in time is applied to a gate 43 of the second TFT 40, thereby turning on the second TFT 40 and causing a current to flow from the element driving power source line 100 to the EL element 60 in accordance with a gate voltage $Vdata2$, such that light is emitted from the EL element 60.

[0010] A power source circuit 300 for generating the driving voltages $Vvdd$ and $Hvdd$ for driving the drivers 80 and 90, and an element driving power source $Pvdd$ shown in Fig. 1 will next be described.

[0011] Fig. 2 is a block diagram of the power source circuit according to a related art.

[0012] Referring to Fig. 2, the power source circuit 300 includes a driver driving voltage generation circuit 320 for generating the driving voltages $Hvdd$ and $Vvdd$ for driving the drivers 80 and 90, and an element driving voltage generation circuit 330 for generating the element driving voltage $Pvdd$. The driving voltage generation circuits 320 and 330 are each formed by a DC/DC converter for converting a voltage of a power source 310, say, converting a voltage of 15V to a voltage of 12V.

[0013] The voltages of the driving voltage generation circuits 320 and 330 are provided to the drivers 80 and 90 and the element driving power source line 100.

[0014] In conventional EL display devices, however, when the display device is turned off after use, within the power source circuit 300, the flow of power is only suspended to the power source 310 and the circuits 320 and 330. When the voltage $Vdata2$ applied to the gate of the second TFT 40 falls before the element driving voltage $Pvdd$, a large amount of current may instantly flow to the EL element 60 from the power source line 100, even though control by the second TFT 40 is not possible. When this occurs, degradation of an emissive layer 66 of the organic EL element 60 may result.

SUMMARY OF THE INVENTION

[0015] The present invention has been conceived in view of the above-described problems, and an object thereof is to provide a display device capable of preventing degradation of an emissive layer as would otherwise be caused by excessive and instantaneous emission of light from an EL element when the display device is turned off.

[0016] According to one aspect of the present invention, a display device includes a vertical driver for supplying a scan signal to a plurality of gate signal lines; a horizontal driver for supplying a data signal to a plurality of data signal lines crossing said plurality of gate signal lines; a switching element connected to the gate signal line and the data signal line at an intersection between these signal lines; an emissive element connected to said switching element; an element driving power source line for supplying electric power to said emissive element; and a sequence circuit for stopping supply of

electric power to said element driving power source line before stopping supply of a driver driving power source.

[0017] According to another aspect of the present invention, the switching element is composed of first and second thin film transistors, the first thin film transistor has a first region of an active layer connected to said data signal line, a gate connected to said scan signal line, and a second region of the active layer connected to a gate of the second thin film transistor, and the second thin film transistor has a first region of an active layer connected to said element driving power source line, and a second region of the active layer connected to one electrode of said emissive element.

[0018] According to a further aspect of the present invention, the sequence circuit includes first and second transistors; first and second resistors; and a third resistor connecting said first and second transistors, said first transistor has an emitter connected to said first resistor which is connected to an element driving power source generation circuit, a base connected to a power source, and a collector connected to ground, and said second transistor has an emitter connected to said second resistor which is connected to a driver driving power source generation circuit, a base connected to said third resistor, which is connected to the emitter of said first transistor, and to the other electrode of a capacitor whose one electrode is connected to ground, and a collector connected to ground.

[0019] According to a further aspect of the present invention, the emissive element is an electroluminescence element.

[0020] With the present invention, a display device capable of preventing degradation of an emissive element which would otherwise be caused by a large amount of current instantly flowing to the emissive element when the display device is turned off can be provided.

BRIEF DESCRIPTION OF THE DRAWINGS

[0021] Fig. 1 is a circuit diagram of an EL display device.

[0022] Fig. 2 illustrates a configuration of a power source circuit of a display device according to a related art.

[0023] Fig. 3 is a diagram of a driving circuit of a display device according to the present invention.

[0024] Fig. 4 schematically illustrates a planar structure of a display pixel portion of an EL display device according to the present invention.

[0025] Fig. 5A is a cross-sectional view of the EL display device taken along the line A-A in Fig. 4.

[0026] Fig. 5B is a cross-sectional view of the EL display device taken along the line B-B in Fig. 4.

DESCRIPTION OF THE PREFERRED EMBODIMENTS

[0027] A display device of the present invention will next be described.

[0028] Fig. 3 illustrates a configuration of a power source circuit of the display device according to the present invention.

[0029] Referring to Fig. 3, a power source circuit 300 includes a driver driving voltage generation circuit 322 connected to a power source 310 and generating a voltage for driving a vertical driver 80 and a horizontal driver 90, an element driving voltage generation circuit 332 connected to the power source 310 and driving an emissive element, and a sequential circuit 350.

[0030] The sequential circuit 350 includes first and second transistors Q1 and Q2, resistors R1, R2, and R3, and a capacitor C1. The first and second transistors Q1 and Q2 are, in this example, both PNP transistors.

[0031] The first transistor Q1 has an emitter connected to the first resistor R1 which is connected to the element driving power source generation circuit 332, a base connected to the power source 310, and a collector connected to ground.

[0032] The second transistor Q2 has an emitter connected to the second resistor R2 which is connected to the driver driving voltage generation circuit 322 for driving the horizontal and vertical drivers, a base connected to the emitter of the first transistor Q1 through the third resistor R3 and to the capacitor C1 provided between the transistor Q2 and the ground, and a collector connected to ground.

[0033] When the display device is turned on and the voltage is supplied to the display device from the power source, the voltages Vvdd and Hvdd are supplied from the power source circuit 300 shown in Fig. 3 to the drivers 80 and 90 described in connection with Fig. 1, thereby driving the drivers 80 and 90 and applying the voltage Pvdd for driving the element to the element driving power source line 100. For example, the voltage of the power source 310 may be 20V, the driver driving voltages Hvdd and Vvdd, 15V, and the element driving voltage Pvdd, 12V.

[0034] The drivers 80 and 90 driven in the above-described manner receive signals required to present a display, such as start pulses STH, STV, and the like.

[0035] The sampling transistors SP1, ..., Spk, SPk+1, ..., Spn are sequentially turned on in accordance with the sampling pulse based on the start pulse STH, whereby the data signal Vdata1 on the data input line 92 is supplied to each of the data signal lines 91. Meanwhile, a gate signal is supplied from the gate signal line 81 to the gate 13 of the first TFT 30 based on the start pulse STV, thereby turning on the first TFT 30. As a result, the data signal is supplied to the source 11s of the TFT 30, and the voltage Vdata2 obtained at this point in time is applied to the gate 43 of the second TFT 40, thereby turning on the gate of the second TFT 40, causing a current at the element driving power source line 100 to flow into the EL element 60 in accordance with the voltage Vdata2, so that light is emitted from the EL element 60.

[0036] Operation of the power source circuit 300

when the display device is turned on will next be described with reference to Fig. 3.

[0037] When the device is turned on, the power source 310 is first switched on, and the generated power source voltage is supplied to the element driving voltage generation circuit 332, the driver driving voltage generation circuit 322, and the base of the first transistor Q1. [0038] When the voltage is thus supplied to the element driving voltage generation circuit 332, the element driving voltage Pvdd is generated and supplied to the element driving power source line 100.

[0039] Meanwhile, when the voltage is thus supplied to the driver driving voltage generation circuit 322, the driver driving voltages Vvdd and Hvdd are generated and supplied to the drivers 80 and 90.

[0040] The first transistor Q1 will not be turned on when the power source 310 is turned on because it is a PNP transistor as described above.

[0041] Therefore, when the power source 310 is turned on, the element driving voltage Pvdd is supplied to the element driving power source line 100 from the element driving voltage generation circuit 332, and the driver driving voltages Vvdd and Hvdd are generated by the driver driving voltage generation circuit 322, and supplied to the drivers 80 and 90.

[0042] Operation of the power source circuit 300 when the display device is turned off will next be described with reference to Fig. 3.

[0043] When the device is turned off, the power source 310 is first switched off, and the element driving voltage generation circuit 332 and the driver driving voltage generation circuit 322 are turned off.

[0044] When the power source 310 is switched off, the base of the first transistor Q1 assumes a "Low" voltage and the first transistor Q1 is turned on. As a result, the current applied to the element driving power source line 100 in accordance with the element driving voltage Pvdd flows to ground through the resistor R1 and the emitter and the collector of the first transistor Q1. The timing after the operation of the transistor Q1 at which the element driving power source voltage Pvdd is decreased may be controlled to as desired by adjusting a time constant determined by the resistor R1 and a capacitor C2.

[0045] When the first transistor Q1 is turned on by turning off the power source 310, the emitter potential of the transistor Q1 is decreased, and a "Low" potential is applied to the base of the second transistor Q2 connected to this emitter through the resistor R3, thereby turning on the second transistor Q2. As a result, a current flows to ground from the power source line for supplying the power source voltages Vvdd and Hvdd to the drivers 80 and 90 through the resistor R2 and the emitter and collector of the second transistor Q2. The timing after the operation of the transistor Q2 at which the driver power source voltages Vvdd and Hvdd is decreased may be controlled to as desired by adjusting a time constant determined by the resistor R2 and a capacitor C3.

[0046] Thus, when the power source 310 is switched

off, first the first transistor Q1 and then the second transistor Q2 are turned on. More specifically, by first turning on the first transistor Q1, the electric charge applied to the element driving power source line 100 flows to ground through the first transistor Q1. When a period as determined by the resistor R3, the capacitor C1, or the like has elapsed after the first transistor Q1 is turned on, the second transistor is turned on and the electric charge applied to the drivers 80 and 90 flows to ground through the second transistor Q2.

[0047] Thus, supply of the element driving voltage Pvdd is first halted, and thereafter supply of the driver driving voltages Hvdd and Vvdd is stopped. Therefore, supply of the voltage to the element driving power source line 100 can be stopped before stopping application of the voltage to the gate 43 of the second TFT 40.

[0048] An organic EL display device provided with TFTs for switching and driving the element will be described. Fig. 4 is a plan view illustrating a portion near a display pixel, Fig. 5A is a cross sectional view taken along the line A-A in Fig. 4, and Fig. 5B is a cross sectional view taken along the line B-B in Fig. 4. Components common to the respective figures are labeled with the same reference characters and numerals.

[0049] Referring to Fig. 4, the display pixel is formed in a region surrounded by the gate signal lines 81 and the data lines 91. Near an intersection between these lines, the first TFT 30 for switching is disposed. The source 11s of the TFT 30 functions as a capacitor electrode 55 forming a capacitor with a storage capacitor electrode line 54 described below, and is connected to the gate 43 of the second TFT 40 for driving the EL element. The second TFT has a source 41s connected to an anode 61R of the organic EL element 60 and a drain 41d connected to the driving power source line 100 which functions as a current source for supplying a current to the organic EL element 60.

[0050] A storage capacitor electrode line 54 is disposed near the TFTs in parallel to the gate signal line 81. The storage capacitor electrode line 54 is formed of chromium or the like, and forms a capacitor with the capacitor electrode 55 connected to the source 11s of the TFT 30 through a gate insulating film 12 to store electric charges. The storage capacitor is provided for holding the voltage applied to the gate voltage 43 of the second TFT 40.

[0051] Referring to Fig. 5A and Fig. 5B, the organic EL display device is formed by providing the TFTs and the organic EL element stacked in a proper order on a substrate 10 formed of a material such as glass or synthetic resin, or of a conductive or semiconductor material.

[0052] The first TFT 30 functioning as a switching TFT will first be described.

[0053] As shown in Fig. 5A, on an insulating substrate 10 formed of quartz glass, non-alkaline glass, or the like, a non-amorphous silicon film (a-Si film) is formed through CVD or the like and irradiated with laser beams

to form a polycrystalline silicon film (p-Si film) 11 functioning as an active layer. The gate insulating film 12 is disposed on the p-Si film 11. On this film are formed the element driving power source line 100, the storage capacitor line 54, and the scan signal line 81 functioning as a gate electrode 13 formed of a refractory metal, such as chromium (Cr), molybdenum (Mo), or the like.

[0054] On the gate insulating film 12, over its entire surface, are layered the gate electrode 13, the element driving power source line 100, and the storage capacitor electrode line 54, an interlayer insulating film 14 composed of an SiO₂ film, an SiN film, and an SiO₂ film, in that order. A drain electrode 15 formed by filling a metal, such as Al, in a contact hole provided corresponding to the drain 11d, is disposed. The data line 91 functions as the drain electrode 15. Further, a planarization insulating film 16 is formed of an organic resin over the entire surface for planarizing the surface.

[0055] The second TFT 40 used for driving the organic EL element will next be described.

[0056] As shown in Fig. 5B, on the substrate 10 are formed an active layer 41 of a p-si film formed simultaneously with the active layer of the first TFT 30, the gate insulating film 12, and the gate electrode 43 of a refractory metal such as Cr or Mo, in that order. At the active layer 41, a channel 41c is provided, and a source 41s and the drain 41d are formed on both sides of the channel 41c. The interlayer insulating film 14 composed of an SiO₂ film, an SiN film, and an SiO₂ film, stacked in that order, is formed over the entire surface including the active layer 41 and the gate insulating film 12. The element driving power source line 100 is disposed connected to the driving power source (Pvdd) by filling a metal, such as Al, in a contact hole provided corresponding to the drain 41d. The planarization insulating film 16 is further provided over the entire surface. A contact hole is formed at a position of the planarization insulating film 16 corresponding to the source 41s. A transparent electrode of ITO (indium tin oxide), i.e. the anode 61 of the organic EL element, is formed on the planarization insulating film 16, making a contact with the source 41s through this contact hole.

[0057] The organic EL element 60 includes the anode 61 formed of a transparent electrode, such as ITO, an emissive element layer 66 described below, and a cathode 67 formed of magnesium-indium alloy, or the like, stacked in that order. The emissive element layer 66 may include, for example, a first hole transport layer 62 formed of MTDATA(4,4,4-tris(3-methylphenylphenylamino) triphenylamine), a second hole transport layer 63 of TPD (N, N-diphenyl-N, N-di(3-methylphenyl)-1,1-biphenyl-4,4-diamine), an emissive layer 64 of Bebq₂ (bis(10-hydroxybenzo[h]quinolinato)beryllium) including quinacridone derivatives, and an electron transport layer 65 of Bebq₂ or the like. It should be noted that an insulating layer 68 is formed for preventing a short circuit between an edge of the anode 61 and the cathode 67. The organic EL element 60 has an exem-

plary configuration as described above, and this element 60 substantially forms the display pixel (emissive region).

[0058] In the organic EL element, holes and electrons injected from the anode and the cathode, respectively, are recombined in the emissive layer, thereby exciting organic molecules contained in the emissive layer and generating excitons. Light is released from the emissive layer during the process in which the excitons deactivate, and this release of light from the transparent anode through the transparent insulating substrate and to the outside can be observed.

[0059] According to the preferred embodiment of the present invention, in the display device having the organic EL element 60 as described above, the element driving power source voltage Pvdd for supplying a current to the EL element 60 through the second TFT 40 is first controlled to be turned off when the device is turned off. Accordingly, the current to flow through each organic EL element 60 is first stopped while the second TFT 40 is ON, and then the driver power source is turned off, thereby turning off the first and second TFTs 30 and 40.

[0060] By turning off the display device in the above-described order, the flowing of a large current to the organic EL element 60, especially to the emissive element layer 66, when the device is turned off can be prevented, thereby preventing degradation of the emissive element layer 66, and, therefore, of the organic EL element 60.

[0061] While in the above description the timing for starting the supply of the power source voltages Vvdd and Hvdd to the drivers is substantially the same as the timing for starting the supply of the power source voltage Pvdd to the element driving power source line when the device is turned on, the present invention is not limited to such a configuration, and the sequence circuit 350 may provide the power source voltage Pvdd to the element driving power source line after first supplying the power source voltages to the drivers.

Claims

1. A display device, comprising:

a vertical driver for supplying a scan signal to a plurality of gate signal lines;
 a horizontal driver for supplying a data signal to a plurality of data signal lines crossing said plurality of gate signal lines;
 a switching element connected to the gate signal line and the data signal line at an intersection between these signal lines;
 an emissive element connected to said switching element;
 an element driving power source line for supplying electric power to said emissive element; and
 a sequence circuit for stopping supply of elec-

tric power to said element driving power source line before stopping supply of a driver driving power source.

2. The display device according to claim 1, wherein said switching element is composed of first and second thin film transistors, the first thin film transistor having a first region of an active layer connected to said data signal line, a gate connected to said scan signal line, and a second region of the active layer connected to a gate of the second thin film transistor, and the second thin film transistor having a first region of an active layer connected to said element driving power source line and a second region of the active layer connected to one electrode of said emissive element. 5

3. The display device according to claim 1 or 2, wherein said sequence circuit includes first and second transistors, first and second resistors, and a third resistor connecting said first and second transistors; 10

20

25

26

27

28

29

30

31

32

33

34

35

36

37

38

39

40

41

42

43

44

45

46

47

48

49

50

51

52

53

54

55

56

57

58

59

60

61

62

63

64

65

66

67

68

69

70

71

72

73

74

75

76

77

78

79

80

81

82

83

84

85

86

87

88

89

90

91

92

93

94

95

96

97

98

99

100

101

102

103

104

105

106

107

108

109

110

111

112

113

114

115

116

117

118

119

120

121

122

123

124

125

126

127

128

129

130

131

132

133

134

135

136

137

138

139

140

141

142

143

144

145

146

147

148

149

150

151

152

153

154

155

156

157

158

159

160

161

162

163

164

165

166

167

168

169

170

171

172

173

174

175

176

177

178

179

180

181

182

183

184

185

186

187

188

189

190

191

192

193

194

195

196

197

198

199

200

201

202

203

204

205

206

207

208

209

210

211

212

213

214

215

216

217

218

219

220

221

222

223

224

225

226

227

228

229

230

231

232

233

234

235

236

237

238

239

240

241

242

243

244

245

246

247

248

249

250

251

252

253

254

255

256

257

258

259

260

261

262

263

264

265

266

267

268

269

270

271

272

273

274

275

276

277

278

279

280

281

282

283

284

285

286

287

288

289

290

291

292

293

294

295

296

297

298

299

300

301

302

303

304

305

306

307

308

309

310

311

312

313

314

315

316

317

318

319

320

321

322

323

324

325

326

327

328

329

330

331

332

333

334

335

336

337

338

339

340

341

342

343

344

345

346

347

348

349

350

351

352

353

354

355

356

357

358

359

360

361

362

363

364

365

366

367

368

369

370

371

372

373

374

375

376

377

378

379

380

381

382

383

384

385

386

387

388

389

390

391

392

393

394

395

396

397

398

399

400

401

402

403

404

405

406

407

408

409

410

411

412

413

414

415

416

417

418

419

420

421

422

423

424

425

426

427

428

429

430

431

432

433

434

435

436

437

438

439

440

441

442

443

444

445

446

447

448

449

450

451

452

453

454

455

456

457

458

459

460

461

462

463

464

465

466

467

468

469

470

471

472

473

474

475

476

477

478

479

480

481

482

483

484

485

486

487

488

489

490

491

492

493

494

495

496

497

498

499

500

501

502

503

504

505

506

507

508

509

510

511

512

513

514

515

516

517

518

519

520

521

522

523

524

525

526

527

528

529

530

531

532

533

534

535

536

537

538

539

540

541

542

543

544

545

546

547

548

549

550

551

552

553

554

555

556

557

558

559

560

561

562

563

564

565

566

567

568

569

570

571

572

573

574

575

576

577

578

579

580

581

582

583

584

585

586

587

588

589

590

591

592

593

594

595

596

597

598

599

600

601

602

603

604

605

606

607

608

609

610

611

612

613

614

615

616

617

618

619

620

621

622

623

624

625

626

627

628

629

630

631

632

633

634

635

636

637

638

639

640

641

642

643

644

645

646

647

648

649

650

651

652

653

654

655

656

657

658

659

660

661

662

663

664

665

666

667

668

669

660

661

662

663

664

665

666

667

668

669

670

671

672

673

674

675

676

677

678

679

680

681

682

683

684

685

686

687

688

689

690

691

692

693

694

695

696

697

698

699

700

701

702

703

704

705

706

707

708

709

710

711

712

713

714

715

716

717

718

719

720

721

722

723

724

725

726

727

728

729

720

721

722

723

724

725

726

727

728

729

730

731

732

733

734

735

736

737

738

739

730

731

732

733

734

735

736

737

738

739

740

741

742

743

744

745

746

747

748

749

740

741

742

743

744

745

746

747

748

749

750

751

752

753

754

755

756

757

758

759

750

751

752

753

754

755

756

757

758

759

760

761

762

763

764

765

766

767

768

769

760

761

762

763

764

765

766

767

768

769

770

771

772

773

774

775

776

777

778

779

770

771

772

773

774

775

776

777

778

779

780

781

782

783

784

785

786

787

788

789

780

781

782

783

784

785

786

787

788

789

790

791

792

793

794

795

796

797

798

799

790

791

792

793

794

795

796

797

798

799

800

801

802

803

804

805

806

807

808

809

800

801

802

803

804

805

806

807

808

809

810

811

812

813

814

815

816

817

818

819

810

811

812

813

814

815

816

817

818

819

820

821

822

823

824

825

826

827

828

829

820

821

822

823

824

825

826

827

828

829

830

831

832

833

834

835

836

837

838

839

830

831

832

833

834

835

836

837

838

839

840

841

842

843

844

845

846

847

848

849

840

841

842

843

844

845

846

847

848

849

850

851

852

853

854

855

856

857

858

859

850

851

852

853

854

855

856

857

858

859

860

861

862

863

864

865

866

867

868

869

860

861

862

863

864

865

866

867

868

869

870

871

872

873

874

875

876

877

878

879

870

871

872

873

874

875

876

877

878

879

880

881

882

883

884

885

886

887

888

889

880

881

882

883

884

885

886

887

888

889

890

891

892

893

894

895

896

897

898

899

890

891

892

893

894

895

896

897

898

899

900

901

902

903

904

905

906

907

908

909

900

901

902

903

904

905

906

907

908

909

910

911

912

913

914

915

916

917

918

919

910

911

912

913

914

915

916

917

918

919

920

921

922

923

924

925

926

927

928

929

920

921

922

923

924

925

926

927

928

929

930

931

932

933

934

935

936

937

938

939

930

931

932

933

934

935

936

937

938

939

940

941

942

943

944

945

946

947

948

949

940

941

942

943

944

945

946

947

948

949

950

951

952

953

954

955

956

957

958

959

950

951

952

953

954

955

956

957

958

959

960

961

962

963

964

965

966

967

968

969

960

961

962

963

964

965

966

967

968

969

970

971

972

973

974

975

976

977

978

979

970

971

972

973

974

975

976

977

978

979

980

981

982

983

984

985

986

987

988

989

980

981

982

983

984

985

986

987

988

989

990

991

992

993

994

995

996

997

998

999

990

991

992

993

994

995

996

997

998

999

1000

1001

1002

1003

1004

1005

1006

1007

1008

1009

1000

1001

1002

1003

1004

1005

1006

1007

1008

1009

1010

1011

1012

1013

1014

1015

1016

1017

1018

1019

1010

1011

1012

1013

1014

1015

1016

1017

1018

1019

1020

1021

1022

1023

1024

1025

1026

1027

1028

1029

1020

1021

1022

1023

1024

1025

1026

1027

1028

1029

1030

1031

1032

1033

1034

1035

1036

1037

1038

1039

1030

1031

1032

1033

1034

1035

1036

1037

1038

1039

1040

1041

1042

1043

1044

1045</p






Fig. 1

**Fig. 2****Fig. 3**




Fig. 4




Fig. 5A




Fig. 5B

专利名称(译)	有源矩阵电致发光显示装置		
公开(公告)号	EP1139326A2	公开(公告)日	2001-10-04
申请号	EP2001302926	申请日	2001-03-28
[标]申请(专利权)人(译)	三洋电机株式会社		
申请(专利权)人(译)	SANYO ELECTRIC CO. , LTD.		
当前申请(专利权)人(译)	SANYO ELECTRIC CO. , LTD.		
[标]发明人	KOMIYA NAOAKI		
发明人	KOMIYA, NAOAKI		
IPC分类号	G09G3/22 G09G3/30 G09G3/32 H01L27/32 H01L29/78 H01L31/12 H05B33/08		
CPC分类号	G09G3/3233 G09G2300/0842 G09G2320/046 G09G2330/02 H01L27/3244		
优先权	2000088213 2000-03-28 JP		
其他公开文献	EP1139326B1 EP1139326A3		
外部链接	Espacenet		

摘要(译)

在显示装置中，对于每个像素，包括用于控制元件的有机EL元件(60)和TFT(30,40)，提供时序电路(350)，用于停止向驱动器提供电源电压Vvdd和Hvdd(80,90)用于驱动TFT(30,40)，当设备关闭时，在停止向有机EL元件(60)提供电源电压Pvdd之后控制每个有机EL元件(60)。




Fig. 1