(19)





	des brevets		(11)	EP 1 065 / 23 B1
(12)	EUROPEAN PATE	NT S	PECIFICATION	ı
of the grant of	ication and mention of the patent: <b>Bulletin 2011/35</b>	(51)	Int Cl.: H01L 27/32 <sup>(2006.01)</sup>	
(21) Application n	number: 00113576.3			
(22) Date of filing	j: <b>27.06.2000</b>			
	<b>r device</b> ineszente Anzeigevorrichtung 'affichage électroluminescent			
(84) Designated ( DE FR GB N	Contracting States: NL	(72)	Inventor: Yamazak Atsugi-shi, Kanagawa-ken 24	
<ul> <li>(43) Date of public 03.01.2001</li> <li>(73) Proprietor: S LABORATO Atsugi-shi,</li> </ul>	06.1999 JP 18259099 ication of application: Bulletin 2001/01 SEMICONDUCTOR ENERGY ORY CO., LTD. ken 243-0036 (JP)		-	ünecker, Kinkeldey, ⁄anhäusser

EP 1 065 723 B1

Note: Within nine months of the publication of the mention of the grant of the European patent in the European Patent Bulletin, any person may give notice to the European Patent Office of opposition to that patent, in accordance with the Implementing Regulations. Notice of opposition shall not be deemed to have been filed until the opposition fee has been paid. (Art. 99(1) European Patent Convention).

# Description

# BACKGROUND OF THE INVENTION

5 1. Field of the Invention

**[0001]** The present invention relates to an EL (electroluminescence) display device formed of a semiconductor element (an element using a semiconductor thin film) built into a substrate, and to an electronic device (an electronic device) having the EL display device as a display.

10

15

45

2. Description of the Related Art

**[0002]** Techniques of forming a TFT on a substrate have been widely progressing in recent years, and development of applications thereof to an active matrix type display device are advancing. In particular, a TFT using a polysilicon film has a higher electric field effect mobility ( $\mu_{FE}$ ) than a TFT using a conventional amorous silicon film, and high speed operation is therefore possible. As a result, it becomes possible to perform pixel control, conventionally performed by a driving circuit external to the substrate, by the driving circuit formed on the same substrate as a pixel.

**[0003]** This type of active matrix display device has been in the spotlight because of the many advantages which can be obtained by incorporating various circuits and elements on the same substrate in this type of active matrix display device, such as reduced manufacturing cost, display device miniaturization, increased yield, and higher throughput.

- 20 device, such as reduced manufacturing cost, display device miniaturization, increased yield, and higher throughput. [0004] In a monolithic type display device having a pixel portion and a driving circuit for driving the pixel portion on the same substrate, the driving circuit is formed in the periphery of the pixel portion, and therefore, compared to forming only the pixel portion on the substrate, the required substrate size becomes larger by the size of the driving circuit. Consequently, the number of display devices which can be cut out of one substrate changes with how small the exclusive surface area of the driving circuit can be made.
- [0005] In particular, in a display device whose pixel portion has a diagonal of 1 inch or less, it is necessary to load the driving circuit on an extremely small substrate, and the exclusive surface area of the driving circuit imparts a large influence on the substrate size. However, regardless of the size of the pixel portion, the driving circuit functions are the same, and in order to form a circuit with identical functions in a very small area, various factors such as increasing the
- 30 TFT characteristics and techniques of miniaturization become key points. [0006] Prior art document JP A 10104663 discloses an electrooptical device wherein the driver circuitry is disposed under the pixel electrodes. JP A 11054268 discloses an active-matrix organic electroluminescent display comprising switching and current control TFTs in each pixel.

# 35 SUMMARY OF THE INVENTION

**[0007]** The present invention has been made in view of the problems above, and an object of the present invention is to effectively connect the CMOS circuits of a driving circuit to a power supply line and thereby enable to further miniaturize an active matrix type EL display device, and to reduce manufacturing cost. In addition, another object of the present invention is to further miniaturize an electronic device provided with the active matrix type EL display device as

40 present invention is to further miniaturize an electronic device provided with the active matrix type EL display device a display, and to reduce manufacturing cost.
10081
An EL element is formed for each pixel in an active matrix type EL display device. EL element refers to a light of the second second

**[0008]** An EL element is formed for each pixel in an active matrix type EL display device. EL element refers to a light emitting element comprised of a cathode, an EL layer, and an anode here. The output light of the EL element (hereafter referred to as EL light) is output either from a substrate side or from the side opposite to the substrate. This is shown in Figs. 6A and 6B.

- **[0009]** In the structure of Fig. 6A, the EL element is formed of a pixel electrode (anode) made from ITO (indium tin oxide), an EL layer, and an MgAg electrode (cathode), in order from the bottom of the EL element. Further, the cathode itself is thin, and therefore a protecting electrode (an aluminum electrode here) is formed in order to protect, and at the same time to supplement, the cathode function. In this case the EL light is output from the side of the substrate on which
- <sup>50</sup> a TFT is formed. Therefore, out of the entire pixel electrode surface area, the portion under which the TFT and wirings are not formed becomes an effective luminescing region.
  [0010] On the other hand, in the structure of Fig. 6B, the EL element is formed of a pixel electrode (anode) made from an aluminum film, an MgAg electrode (cathode), an EL layer, and an ITO electrode (anode), in order from the bottom of the EL element. In this case, the EL light does not transmit through the pixel electrode, and therefore all of the light
- <sup>55</sup> is output to the side opposite to the substrate (the top side of the EL display device). The entire surface area of the pixel electrode therefore becomes the effective luminescing region.

**[0011]** For the case of Fig. 6A it is thus important to form as few elements or wirings as possible under the pixel electrode. However, in the case of Fig. 6B, there is no relationship, no matter what is formed under the pixel electrode,

which is an utterly dead space.

**[0012]** To clarify the main point of the present invention, the invention aims to effectively connect the CMOS circuits of a driving circuit to a power supply line and thereby effectively utilize the dead space under the pixel electrode in an active matrix type EL display device in which the EL element is made to emit light by a method like that of Fig. 6B.

- 5 Specifically, a driving circuit for driving a pixel portion is formed under the pixel electrode of each pixel arranged in a matrix state in the pixel portion according to claim 1. In addition, other signal processing circuits (such as a wave divider circuit, a booster circuit, a γ compensation circuit, memory, and a differential amplifier circuit), not only the driving circuit, may also be formed.
- [0013] In other words, the circuits and elements conventionally formed in the periphery of the pixel portion are arranged 10 in the dead space within the pixel portion, and the substrate surface area can be effectively utilized. Note that elements, such as a protecting element used as a countermeasure against ESD (electro-static degradation), are included as elements formed in the periphery of the pixel portion.

**[0014]** Furthermore, the present invention is not only applicable to the active matrix type EL display device, but is also applicable to an EL display device which has a driving circuit formed on the same substrate and has a pixel portion of

<sup>15</sup> a simple matrix type. In other words, the present invention is effective for EL display devices in which the EL light in the pixel portion is output to the side opposite that of the substrate, and in which other circuits or elements are formed on the substrate.

# BRIEF DESCRIPTION OF THE DRAWINGS

[0015] In the accompanying drawings:

Fig. 1 is a diagram showing the cross sectional structure of an EL display device;

- Figs. 2A to 2E are diagrams showing a process of manufacturing an EL display device;
- Figs. 3A to 3D are diagrams showing the process of manufacturing the EL display device;
  - Figs. 4A to 4D are diagrams showing the process of manufacturing the EL display device;
  - Figs. 5A to 5C are diagrams showing the process of manufacturing the EL display device;
  - Figs. 6A and 6B are diagrams for explaining the output direction of light from an EL display device;
  - Figs. 7A and 7B are diagrams showing the external appearance of an EL module;
- Figs. 8A to 8C are diagrams showing a process of manufacturing a contact structure;
   Fig. 9 is a diagram showing the composition of a pixel portion of an EL display device;
   Fig. 10 is a diagram showing the cross sectional structure of an EL display device;
   Figs. 11A and 11B are diagrams showing the top structure of a pixel portion of an EL display device;
   Fig. 12 is a diagram showing the top structure of a pixel portion of an EL display device; and
   Figs. 13A to 13F are diagrams showing specific examples of electronic devices.

# DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

Embodiment mode

40

45

20

25

**[0016]** First, a schematic of the cross sectional structure of the active matrix type EL display device of the present invention is shown in Fig. 1. Reference numeral 11 denotes a substrate, and reference numeral 12 denotes an insulating film which becomes a base (hereafter referred to as a base film) in Fig. 1. A glass substrate, a quartz substrate, a crystallized glass substrate, a ceramic substrate, a silicon substrate, a metallic substrate, or a plastic substrate can be used as the substrate 11.

**[0017]** Further, the base film 12 is especially effective for cases in which a substrate containing mobile ions, or a substrate having conductivity, is used, but need not be formed for a quartz substrate. An insulating film containing silicon may be formed as the base film 12. Note that the term insulating film containing silicon indicates, specifically, an insulating film such as a silicon oxide film, a silicon nitride film, or an oxidized silicon nitride film (denoted by  $SiO_xN_y$ , where x and y are arbitrary integers) containing silicon and nitragen in product relations.

- <sup>50</sup> y are arbitrary integers) containing silicon, oxygen, and nitrogen in predetermined ratios in this specification. [0018] Reference numeral 201 denotes a switching TFT, and reference numeral 202 denotes a current control TFT, and both are formed by an n-channel TFT. The field effect mobility of an n-channel TFT is larger than the field effect mobility of a p-channel TFT, and therefore electric current can flow at high speed, and it is easy to make a large amount of current flow in the n-channel TFT. Further, even with the same amount of current flow, the n-channel TFT can be
- <sup>55</sup> made smaller. The dead space under a pixel electrode can therefore be more effectively utilized when the n-channel TFT is used as the current control TFT.

**[0019]** Note that it is not necessary to limit the switching TFT and the current control TFT to n-channel TFTs in the present invention, and that it is possible to use p-channel TFTs for either the switching TFT, the current control TFT, or both.

**[0020]** The switching TFT 201 is formed to have: an active layer containing a source region 13, a drain region 14, LDD regions 15a to 15d, a separating region 16, and channel forming regions 17a and 17b; a gate insulating film 18; gate electrodes 19a and 19b, a first interlayer insulating film 20, a source wiring 21, and a drain wiring 22. Note that the gate insulating film 18 or the first interlayer insulating film 20 may be made common among all TFTs on the substrate, and may also be made to differ, depending upon a circuit or an element.

**[0021]** The switching TFT 201 shown in Fig. 1A has the gate electrodes 19a and 19b electrically connected, forming a so-called double gate structure. Not only the double gate structure, of course, but a so-called multi-gate structure (a structure containing an active layer having two or more channel forming regions connected in series), such as a triple gate structure, may also be used.

5

- 10 [0022] The multi-gate structure is extremely effective in lowering the value of the off current of the TFT, and by sufficiently lowering the off current of the switching TFT, it becomes possible to use a constitution in which a capacitor (a capacitor for maintaining the gate voltage of the current control TFT) is not formed in the drain of the switching TFT. As a result, it becomes possible to even more effectively utilize the dead space within the pixel.
- [0023] In addition, the LDD regions 15a to 15d in the switching TFT 201 are formed so as not to overlap with the gate electrodes 19a and 19b through the gate insulating film 18. This structure is extremely effective in reducing the off current value. Furthermore, the length (width) of the LDD regions 15a to 15d may be set from 0.5 to 3.5 μm, typically between 2.0 and 2.5 μm.

**[0024]** Note that the formation of an offset region (a region formed of a semiconductor layer having the same composition as the channel forming regions, and to which a gate voltage is not applied) between the channel forming regions and

- 20 the LDD regions is more preferable for reducing the off current value. Further, when a multi-gate structure having two of more gate electrodes is used, the separating region 16 (a region in which the same impurity element is added, and at the same concentration, as that of the source region or the drain region) formed between the channel forming regions is effective in lowering the value of the off current.
- [0025] Next, the current control TFT 202 is formed to have: an active layer containing a source region 26, a drain region 27, an LDD region 28, and a channel forming region 29; the gate insulating film 18; a gate electrode 30; the first interlayer insulating film 20; a source wiring 31; and a drain wiring 32. Note that the gate electrode 30 has a single gate structure, but a multi-gate structure may also be used.

**[0026]** The drain of the switching TFT 201 is electrically connected to the gate of the current control TFT 202. Specifically, the gate electrode 30 of the current control TFT 202 is electrically connected to the drain region 14 of the switching

- <sup>30</sup> TFT 201 through the drain wiring (also referred to as a connection wiring) 22. Further, the source wiring 31 is connected to an electric current supply line for supplying a predetermined voltage.
   [0027] The current control TFT 202 is an element for controlling the amount of current injected into an EL element 203, and if deterioration of the EL element is considered, then it is preferable that not too much current flows. It is preferable, therefore, to design the channel length (L), so that an excess current does not flow in the current control TFT
- <sup>35</sup> 202. The amount of current is preferably from 0.5 to 2  $\mu$ A (more preferably between 1 and 1.5  $\mu$ A) per pixel. **[0028]** Based on the above, when the channel length of the switching TFT is taken as L1 (where L1 = L1a + L1b), and its channel width is W1, and the channel length of the current control TFT is taken as L2 and its channel width is W2, as shown in Fig. 9, it is preferable that W1 be from 0.1 to 5  $\mu$ m (typically between 0.5 and 2  $\mu$ m), and that W2 be from 0.5 to 10  $\mu$ m (typically between 2 and 5  $\mu$ m). Furthermore, it is preferable that L1 be from 0.2 to 18  $\mu$ m (typically between
- 2 and 15 pm), and that L2 be from 1 to 50 μm (typically between 10 and 30 μm). Note that the present invention is not limited to the above numerical values.
   [0029] The EL display device shown in Fig. 1 is also characterized in that the LDD region 28 is formed between the

**[0029]** The EL display device shown in Fig. 1 is also characterized in that the LDD region 28 is formed between the drain region 27 and the channel forming region 29 in the current control TFT 202, and in that the LDD region 28 has both a region which overlaps, and a region which does not overlap, the gate electrode 30, through the insulating film 18.

- <sup>45</sup> **[0030]** The current control TFT 202 has a relatively large amount of current flow in order to make the EL element 203 luminesce, and therefore it is preferable to take action for a countermeasure against deterioration due to hot carrier injection. Further, when black is displayed, the current control TFT 202 is set in the off state, but if the off current value is high at that time, then a clear black color display becomes impossible, and this invites problems such as a reduction in contrast. It is therefore necessary to suppress the value of the off current.
- <sup>50</sup> **[0031]** It is known that a structure in which the LDD region overlaps the gate electrode is extremely effective with regard to deterioration due to hot carrier injection. However, if the entire LDD region is made to overlap the gate electrode, then the value of the off current rises, and therefore the applicant of the present invention resolves both the hot carrier and off current value problems at the same time by adding to the above structure a novel structure in which an LDD region which does not overlap the gate electrode is formed in series.
- <sup>55</sup> **[0032]** The length of the LDD region which overlaps the gate electrode may be from 0.1 to  $3 \mu m$  (preferably between 0.3 and 1.5  $\mu m$ ) at this point. If it is too long, then the parasitic capacitance will become large, and if it is too short, then the hot carrier prevention effect will become weakened. Further, the length of the LDD region not overlapping the gate electrode may be set from 1.0 to 3.5  $\mu m$  (preferably between 1.5 and 2.0  $\mu m$ ). If it is too long, then a sufficient current

becomes unable to flow, and if it is too short, then the off current value reduction effect becomes weakened.

[0033] A parasitic capacitance is formed in the above structure in the region where the gate electrode and the LDD region overlap, and therefore it is preferable that this region not be formed between the source region 26 and the channel forming region 29. The carrier (electrons here) flow direction is always the same for the current control TFT, and therefore it is sufficient to form the LDD region on only the drain region side.

- [0034] Note that if the driving voltage (the voltage applied between the source region and the drain region) of the current control TFT 202 is equal to or less than 10 V, then hot carrier injection hardly causes a problem any longer, and therefore it is also possible to omit the LDD region 28. In that case, the active layer is comprised of the source region 26, the drain region 27, and the channel forming region 29.
- 10 [0035] Further, looking from the viewpoint of increasing the allowable amount of current flow, it is effective to make the film thickness of the active layer (especially the channel forming region) of the current control TFT 202 thick (preferably from 50 to 100 nm, more preferably between 60 and 80 nm). Conversely, looking from the point of view of making the off current value smaller for the switching TFT 201, it is effective to make the film thickness of the active layer (especially the channel forming region) thin (preferably from 20 to 50 nm, more preferably between 25 and 40 nm).
- 15 [0036] The structure of the TFT formed within the pixel is explained above. Note that a driving circuit (strictly speaking, a portion of the driving circuit) is also formed within the same pixel at the same time. A CMOS circuit, the basic unit forming the driving circuit, is shown in Fig. 1.

[0037] In Fig. 1, a TFT having a structure which reduces hot carrier injection as much as possible, with as little drop as possible in operation speed, is used as an n-channel TFT 204 of the CMOS circuit. Note that the driving circuit referred

- 20 to here indicates a data signal driving circuit (including a shift register, a level shifter, a buffer, a latch, a D/A converter, and a sampling circuit), and a gate signal driving circuit (including a shift register, a level shifter, and a buffer). It is also possible to form other signal processing circuit, of course (such as a wave divider circuit, a booster circuit, a y compensation circuit, memory, or a differential amplifier circuit).
- [0038] An active layer of the n-channel TFT 204 contains a source region 35, a drain region 36, an LDD region 37, 25 and a channel forming region 38, and the LDD region 37 overlaps a gate electrode 39, through the gate insulating film 18. [0039] The formation of the LDD region on only the drain region side is in consideration of not lowering the operation speed. Further, it is not necessary to be concerned with the value of the off current in the n-channel TFT 204, but it is necessary to place greater emphasis on the operation speed. It is therefore preferable that the LDD region 37 completely overlap the gate electrode, reducing resistive components as much as possible. In other words, it is better to eliminate 30 all offset.

5

[0040] Deterioration of a p-channel TFT 205 of the CMOS circuit due to hot carrier inject is almost of no concern, and in particular, an LDD region need not be formed. The active layer therefore contains a source region 40, a drain region 41, and a channel forming region 42, and the gate insulating film 18 and a gate electrode 43 are formed on top. It is also possible, of course, to take action against hot carriers by forming an LDD region, as in the n-channel TFT 204.

- 35 [0041] Further, the n-channel TFT 204 and the p-channel TFT 205 are each covered by the first interlayer insulating film 20, and source wirings 44 and 45 are formed. In addition, both are electrically connected by a drain wiring 46. [0042] Next, reference numeral 47 denotes a first passivation film, and its film thickness may be set from 10 nm to 1 µm (preferably between 200 and 500 nm). An insulating film containing silicon (in particular, it is preferable to use an oxidized silicon nitride film or a silicon nitride film) can be used as the passivation film material. The passivation film 47
- 40 plays a role of protecting the formed TFTs from alkaline metals and moisture. An EL layer to be formed lastly on the TFT contains alkaline metals such as sodium. In other words, the first passivation film 47 works as a protecting layer so that these alkaline metals (mobile ions) do not penetrate into the TFT. [0043] Further, reference numeral 48 denotes a second interlayer insulating film, which functions as a planarizing film

for performing leveling of a step due to the TFTs. An organic resin film is preferable as the second interlayer insulating film 48, and one such as polyimide, polyamide, acrylic, or BCB (benzocyclobutene) may be used. These organic resin

- 45 films have the advantages of easily forming a level surface which is good, and having a low specific dielectric constant. The EL layer is extremely sensitive to unevenness, and therefore it is preferable to nearly absorb the TFT step by the second interlayer insulating film. In addition, it is preferable to form the low specific dielectric constant material thickly for reducing the parasitic capacitance formed between a gate wiring or data wiring and the cathode of the EL element. 50
- The thickness, therefore, is preferably from 0.5 to 5  $\mu$ m (more preferably between 1.5 and 2.5  $\mu$ m). [0044] Further, reference numeral 49 denotes a pixel electrode made from a transparent conducting film. After opening a contact hole in the second interlayer insulating film 48 and in the first passivation film 47, the pixel electrode 49 is formed so as to be connected to the drain wiring 32 of the current control TFT 202 at the opening portion. Note that if the pixel electrode 49 and the drain region 27 are not directly connected, as in Fig. 1, then even if alkaline metals in the
- 55 EL layer diffuse throughout the pixel electrode, the alkaline metals do not enter the active layer via the pixel electrode. [0045] A third interlayer insulating film 50 is formed on the pixel electrode 49 from a silicon oxide film, an oxidized silicon nitride film, or an organic resin film, with a thickness from 0.3 to 1  $\mu$ m. An opening portion is formed in the third interlayer insulating film 50 over the pixel electrode 49 by etching, and the edge of the opening portion is etched so as

to become a tapered shape. The taper angle may be set from 10 to 60°, (preferably between 30 and 50).

5

25

45

50

**[0046]** A cathode 51 is formed on the third interlayer insulating film 50. A material containing a low work function material such as magnesium (Mg), lithium (Li), or calcium (Ca), is used as the cathode 51. Preferably, an electrode made from MgAg (a material made from Mg and Ag at a mixture ratio of Mg::Ag = 10::1) is used. In addition, a MgAgAl electrode, an LiAl electrode, and an LiFAl electrode can be given as other examples.

- **[0047]** An EL layer 52 is formed on the cathode 51. It is necessary for the cathode 51 to be in a state completely covered by the EL layer 52 at this point, and the EL layer 52 is formed so as to have a larger pattern than that of the cathode 51. By doing so, short circuits between the cathode 51 and an anode formed later can be prevented.
- [0048] Further, it is desirable to form the cathode 51 and the EL layer 52 in succession, without exposure to the atmosphere using a multi-chamber type (also referred to as a cluster tool type) vacuum evaporation machine. This is in order to avoid degradation of the EL layer 52 by moisture. A known technique may be used regarding the method of forming the cathode 51 and the EL layer 52.

**[0049]** First, for example, the cathode 51 is formed corresponding to all of the pixels by using a first mask, and next, a red light emitting EL layer is formed in the pixels corresponding to red color by using a second mask. A green light

- <sup>15</sup> emitting EL layer and a blue light emitting EL layer may then be formed, in order, while precisely controlling the shift of the second mask. Note that the second mask may be simply shifted, as above, when the pixels corresponding to RGB are lined up in a stripe shape, but in order to realize a so-called delta arrangement pixel structure, a special third mask may be used for the green color light emitting EL layer, and a special fourth mask may be used for the blue color light emitting EL layer.
- 20 **[0050]** Furthermore, an example of forming a luminescing EL layer in each color by evaporation using a mask is shown in the above explanation, but an ink jet method, screen printing, and ion plating may also be used. Moreover, a rib may be formed so as to surround the pixels, dividing each color of EL layer.

**[0051]** In addition, an example of performing color display using the three colors of red, green, and blue is shown in the above explanation, but provided that an EL display device displaying single color luminescence is made, an EL layer emitting light of any of red, green, or blue may be formed over the entire surface. It is also possible, of course, to form a white color light emitting EL layer to make a monochrome display EL display device.

**[0052]** A single layer structure or a lamination structure can be used for the EL layer 51, but it is preferable to use the lamination structure because it has good light emitting efficiency. In general, a hole injecting layer, a hole transporting layer, a light emitting layer, and an electron transporting layer are formed in order on the pixel electrode, but a structure

<sup>30</sup> having a hole transporting layer, a light emitting layer, and an electron transporting layer, or a structure having a hole injecting layer, a hole transporting layer, a light emitting layer, an electron transporting layer, and an electron injecting layer may also be used. Any known structure may be used by the present invention, and doping of a fluorescent pigment into the EL layer may also be performed.

[0053] The materials disclosed in the following U.S. Patents and Japanese patent applications which are laid open,

- for example, can be used as an organic EL material: U.S. Patent 4,356,429; U.S. Patent 4,539,507; U.S. Patent 4,720,432;
   U.S. Patent 4,769,292; U.S. Patent 4,885,211; U.S. Patent 4,950,950; U.S. Patent 5,059,861; U.S. Patent 5,047,687;
   U.S. Patent 5,073,446; U.S. Patent 5,059,862; U.S. Patent 5,061,617; U.S. Patent 5,151,629; U.S. Patent 5,294,869;
   U.S. Patent 5,294,870; Japanese Patent Application Laid-open No. Hei 10-189525; Japanese Patent Application Laid-open No. Hei 8-78159.
- <sup>40</sup> **[0054]** Specifically, a material such as the one represented by the following general formula can be used as a hole injecting layer.


[Chem 1]

where Q is either N or a C-R (carbon chain); M is a metal, a metal oxide compound, or a metal halogen compound; R
 is hydrogen, an alkyl, an aralkyl, an allyl, or an alkalyl; and T1 and T2 are unsaturated six member rings containing substituents such as hydrogen, alkyls, or halogens.


**[0055]** Furthermore, an aromatic tertiary amine can be used as an organic material serving as the hole transporting layer, preferably containing the tetra-allyl-diamine represented by the following general formula.




<sup>10</sup> where Are is an allylene group, n is an integer from 1 to 4, and AR, R<sub>7</sub>, R<sub>8</sub>, and R<sub>9</sub> are each a chosen allyl group. [0056] In addition, a metal oxynoid compound can be used as an organic material for the EL layer, the electron transporting layer, or electron injecting layer. A material such as that expressed by the general formula below may be used as the metal oxynoid compound.



where  $R_2$  through  $R_7$  may be substituted, and a metal oxynoid compound, below, can also be used.



where  $R_2$  through  $R_7$  are defined as stated above;  $L_1$  through  $L_5$  are carbohydrate groups containing from 1 to 12 carbon atoms; and both  $L_1$  and  $L_2$ , or both  $L_2$  and  $L_3$  can form benzo-rings. Further, a metal oxynoid compound, below, may also be used.



45

where R<sub>2</sub> through R<sub>6</sub> may be substituted. Coordination compounds having organic ligands are thus included as organic

EL element materials. Note that the above are merely some examples of organic EL materials which can be used as the EL material of the present invention, and that there is absolutely no need to limit the EL material to these.

**[0057]** Furthermore, a polymer material may be used as the EL material. Polymers such as the following can be given as typical polymer materials: polyparaphenylene vinylenes (PPVs); and polyfluorenes. For colorization, it is preferable to use, for example, a cyano-polyphenylene vinylene in a red light emitting material; a polyphenylene vinylene in a green light emitting material; a polyphenylene vinylene lingt emitting material

- light emitting material; and a polyphenylene vinylene or a polyalkylphenylene in a blue light emitting material.
   [0058] Note that EL display devices are roughly divided into four types of color display methods: a method of forming three types of EL elements corresponding to R (red), G (green), and B (blue); a method of combining white color luminescing EL elements with color filters; a method of combining blue or blue-green luminescing EL elements and fluorescent matter (fluorescent color change layer, CCM); and a method of using a transparent electrode as a cathode
- (opposing electrode) and overlapping EL elements corresponding to R, G, and B.
   [0059] The structure of Fig. 1 is an example of the case where the method of forming three types of EL elements corresponding to R, G, and B is employed. Note that although only one pixel is shown in Fig. 1, pixels having an identical structure are formed corresponding to red, green and blue colors, respectively, and that color display can thus be
- 15 performed. However, it is possible to implement the present invention without regard to the method of luminescence, and all of the above four methods can be used in the present invention.
  [0060] After thus forming up through the EL layer 52, an anode 53 made from a transparent conducting film (oxide conducting film) is formed on the EL layer 52. The film thickness may be set from 80 to 300 nm (preferably between 100 and 200 nm). The light emitted is the EL layer is output in the unper direction of El. 1 (the direction expected by the film).
- and 200 nm). The light emitted in the EL layer is output in the upper direction of Fig. 1 (the direction opposite that of the substrate) in the case of the present invention, and therefore the anode 53 must be transparent with respect to the light emitted from the EL layer 52.

**[0061]** Note that a luminescing element comprised of the cathode 51 (or a cathode which includes the pixel electrode 49, as well as the cathode 51), the EL layer 52, and the anode 53 is referred to as the EL element throughout this specification. The EL element is denoted by reference numeral 203 in Fig. 1.

- <sup>25</sup> **[0062]** Reference numeral 54 denotes a second passivation film, and its film thickness may be set from 10 nm to 1  $\mu$ m (preferably between 200 and 500 nm). The object of forming the second passivation film 54 is mainly to protect the EL layer 52 from moisture, but it is also effective if the second passivation film 54 is made to possess a heat radiation effect. Note that the EL layer is weak with respect to heat, as stated above, and therefore it is preferable to perform film deposition at as low a temperature as possible (preferably in the range from room temperature to 120° C). It can therefore
- 30 be said that plasma CVD, sputtering, vacuum evaporation, ion plating, and solution application (spin coating) are desirable film deposition methods.
  100621 The pixel parties with a structure like that shown in Fig. 1 is thus completed. In the pixel parties of the present

**[0063]** The pixel portion with a structure like that shown in Fig. 1 is thus completed. In the pixel portion of the present invention, CMOS circuits comprised of the n-channel TFT 204 and the p-channel TFT 205 are formed under the pixel electrode 49 and are connected to a current supply line as defined in the characterizing part of claim 1. With this CMOS

<sup>35</sup> circuit as a basic unit, various elements, driving circuits, and a signal processing portion are formed. Note that Fig. 1 does not mean that one CMOS circuit is formed in one pixel, but rather means that circuits conventionally formed in the periphery of a pixel portion, such as the driving circuit, are formed within the pixel portion.

**[0064]** The elements, driving circuits, and the signal processing portion conventionally formed in the periphery of the pixel portion are formed using TFTs formed under the pixel electrode in each pixel. On the whole, they are formed in the interior of the pixel portion (inside the pixel portion).

- **[0065]** Note that the main point of the present invention is the effective connection of the CMOS circuits of a driver circuit to a power sypply line to enable the effective utilization of substrate surface area by arranging circuits or elements, conventionally formed in the periphery of the pixel portion, in the dead space within the pixel portion (under the pixel electrode) in an EL display device which outputs light opposite to the substrate. The present invention, therefore, is not
- 45 limited to the TFT structure of Fig. 1.

### Embodiment 1

40

55

5

[0066] The preferred embodiments of the present invention will be explained using Figs. 2A to 5C. A method of <sup>50</sup> manufacturing the pixel portion shown in Fig. 1 is explained here. Note that a CMOS circuit is shown in the figures as a basic unit for a driving circuit in order to simplify the explanation.

**[0067]** First, as shown in Fig. 2A, a substrate 501, on the surface of which a base film (not shown in the figures) is formed, is prepared. A 100 nm thick silicon nitride oxide film and a 200 nm thick silicon nitride oxide film are laminated and used as the base film on crystalized glass in embodiment 1. At this point it is appropriate to set the nitrogen concentration of the film contacting the crystalized glass substrate to between 10 and 25 wt%. Elements may also, of course, be formed directly on top of a quartz substrate without forming the base film.

**[0068]** Next, an amorphous silicon film 502 with a thickness of 45 nm is formed on the substrate 501 by a known film deposition method. Note that it is not necessary to limit this to the amorphous silicon film, and any other film, provided

that it is a semiconductor film having an amorphous structure (including a microcrystalline semiconductor film) may also be used. In addition, a compound semiconductor film containing an amorphous structure, such as an amorphous silicon germanium film, may also be used.

**[0069]** Japanese Patent Application Laid-open No. Hei 10-247735, by the assignee of the present invention, can be wholly cited for processes from here through those of Fig. 2C. In the above patent application, a technique related to a

method of crystallizing a semiconductor film by using an element such as Ni as a catalyst is disclosed.
[0070] First, a protecting film 504 having opening portions 503a and 503b is formed. A 150 nm thick silicon oxide film is used in embodiment 1. A layer containing nickel (Ni) 505 (Ni containing layer) is then formed on the protecting film 504 by spin coating. The above patent application may be referred to regarding the formation of the Ni containing layer.

5

45

- 10 [0071] Next, as shown in Fig. 2B, the amorphous silicon film 502 is crystallized by heat treatment for 14 hours at 570° C in an inert atmosphere. Crystallization proceeds roughly parallel to the substrate with regions in contact with Ni (hereafter referred to as Ni added regions) 506a and 506b as origins, forming a polysilicon film 507 having a crystal structure in which rode shaped crystals are lined up together.
- [0072] An element residing in periodic table group 15 (preferably phosphorous) is then added to the Ni added regions 506a and 506b with the protecting film 505 left in place as a mask, as shown in Fig. 2C. Regions in which a high concentration of phosphorous is added (hereafter referred to as phosphorous added regions) 508a and 508b are thus formed.
- [0073] Next, as shown in Fig. 2C, heat treatment is added for 12 hours at 600° C in an inert atmosphere. The Ni which exists in the polysilicon film 507 migrates due to the heat treatment, and finally, is nearly completely captured in the phosphorous added regions 508a and 508b, as shown by the arrows. This can be considered to be a phenomenon of a gettering effect of the metallic element (Ni in embodiment 1) by phosphorous.
  - **[0074]** The concentration of Ni remaining in the polysilicon film 509 by this process is reduced at least to 2x10<sup>17</sup> atoms/cm<sup>3</sup>, as measured by SIMS (secondary ion mass spectroscopy). Ni is a lifetime killer for the semiconductor, and if the concentration of Ni is reduced to this level, then there is no harmful influence imparted to the characteristics of a
- <sup>25</sup> TFT. Further, this concentration is nearly at the limit of measurability by present-day SIMS, and therefore it is anticipated that there is an even lower actual concentration (less than 2x10<sup>17</sup> atoms/cm<sup>3</sup>).
   [0075] The polysilicon film 509, crystallized by using a catalyst, and in which the catalyst is then reduced to a level at which it does not cause damage to the TFT, is thus obtained. Active layers 510 to 513 using the polysilicon film 509 are formed afterward by patterning. Note that a marker for performing mask alignment during later patterning may be formed
- at this time using the above polysilicon film. (See Fig. 2D.)
   [0076] A 50 nm thick silicon nitride oxide film is formed next by plasma CVD, as shown in Fig. 2E, and moreover, a thermal oxidation step is performed by heat treatment for 1 hour at 950° C in an oxidizing atmosphere. Note that the oxidizing environment may be an oxygen atmosphere, or an oxygen atmosphere in which a halogen element is added.
   [0077] Oxidation proceeds in the interface of the active layers and the above silicon nitride oxide film by the above
- 35 thermal oxidation step, and an approximately 15 nm thickness of the polysilicon film is oxidized, forming an approximately 30 nm thick silicon oxide film. In other words, a gate insulating film 514 with a thickness of 80 nm is formed from a lamination of the 30 nm thick silicon oxide film and the 50 nm thick silicon nitride oxide film.

[0078] A resist mask 515 is formed next, as shown in Fig. 3A, and an impurity element which imparts p-type conductivity (hereafter referred to as a p-type impurity element) is added through the gate insulating film 514. An element residing
 in periodic table group 13, typically boron or gallium, can be used as the p-type impurity element. This process is (referred to as a channel doping process) is a process for controlling the threshold voltage of the TFT.

**[0079]** Note that boron is added in embodiment 1 by plasma excited ion doping, without separation of mass, of diborane  $(B_3H_6)$ . Ion implantation, which performs separation of mass, may of course also be used. Impurity regions 516 to 518, containing boron at a concentration of  $1 \times 10^{15}$  to  $1 \times 10^{18}$  atoms/cm<sup>3</sup> (typically between  $5 \times 10^{16}$  and  $5 \times 10^{17}$  atoms/cm<sup>3</sup>), are formed by this process.

**[0080]** Resist masks 519a and 519b are formed next, as shown in Fig. 3B, and an impurity element which imparts ntype conductivity (hereafter referred to as an n-type impurity element) is added, through the gate insulating film 514. An element residing in periodic table group 15, typically phosphorous or arsenic, can be used as the n-type impurity element. Note that phosphorous is added at a concentration of  $1x10^{18}$  atoms/cm<sup>3</sup> in embodiment 1 by plasma excited plasma doping, without separation of mass, of phosphine (PH<sub>3</sub>). Ion implantation, which performs separation of mass, may also

doping, without separation of mass, of phosphine (PH<sub>3</sub>). Ion implantation, which performs separation of mass, may also be used, of course.
 [0081] The dosage is regulated so that the n-type impurity element is contained in n-type impurity regions 520 and 521 formed as above at a concentration of 21 formed as a concentrati

521 formed as above at a concentration of 2x10<sup>16</sup> to 5x10<sup>19</sup> atoms/cm<sup>3</sup> (typically between 5x10<sup>17</sup> and 5x10<sup>18</sup> atoms/cm<sup>3</sup>). **[0082]** A process of activating the added n-type impurity elements and p-type impurity elements is then performed, as shown in Fig. 3C. It is not necessary to place any limitations on the means of activation, but a furnace annealing

<sup>55</sup> as shown in Fig. 3C. It is not necessary to place any limitations on the means of activation, but a furnace annealing process is preferable because the gate insulating film 514 has been formed. Further, there is a possibility of damage being imparted to the interface of the active layers and the gate insulating film of the portion which becomes a channel forming region in the process of Fig. 3A, and therefore it is preferable to perform heat treatment at as high a temperature

as possible.

**[0083]** Crystallized glass having a high resistance to heat is used in embodiment 1, and therefore the activation process is performed by furnace annealing at 800° C for 1 hour. Note that thermal oxidation may be performed by making the process environment into an oxidizing atmosphere, and that heat treatment may be performed by using an inert atmos-

5 phere.

10

25

**[0084]** The edge portions of the n-type impurity regions 520 and 521, namely, the boundary (junction portion) with a region in the periphery of the n-type impurity regions 520 and 521 in which the n-type impurity element is not added (the p-type impurity region formed by the process of Fig. 3A) are defined by the above process. This means that an extremely good junction portion between an LDD region and the channel forming region can be formed at the point when the TFT is later completed.

**[0085]** A 200 to 400 nm thick conducting film is formed next and patterned, forming gate electrodes 522 to 525. Note that a single layer electrode film may be formed for the gate electrode, but when necessary, it is preferable to use a two layer or a three layer lamination film. A known conducting film can be used as the gate electrode material. (See Fig. 3D.) **[0086]** Specifically, a film of an element chosen from among the group consisting of tantalum (Ta), titanium (Ti),

- <sup>15</sup> molybdenum (Mo), tungsten (W), chromium (Cr), and conducting silicon (Si); or a film of a nitrated compound of the above elements (typically a tantalum nitride film, a tungsten nitride film, or a titanium nitride film); or an alloy film of a combination of the above elements (typically a Mo-W alloy or a Mo-Ta alloy); or a silicide film of the above elements (typically a tungsten silicide film or a titanium silicide film) can be used. A single layer film or a lamination may be used, of course.
- 20 **[0087]** A lamination film made from a 50 nm thick tungsten nitride (WN) film and a 350 nm thick tungsten (W) film is used in embodiment 1. This film may be formed by sputtering. Furthermore, if an inert gas such as Xe or Ne is added as a sputtering gas, then film peeling due to stress can be prevented.

**[0088]** The gate electrodes 523 and 525 are formed at this time so as to overlap portions of the n-type impurity regions 520 and 521, respectively, with the gate insulating film 514 interposed therebetween. The overlapping portions later become LDD regions overlapping the gate electrode. Note that two gate electrodes 524 can be seen in cross section,

**[0089]** Next, an n-type impurity element (phosphorous is used in embodiment 1) is added in a self-aligning manner with the gate electrodes 522 to 525 as masks, as shown in Fig. 4A. The addition is regulated so that phosphorous is added to impurity regions 526 to 532 thus formed at a concentration of 1/10 to 1/2 (typically between 1/4 and 1/3) that

30 of the impurity regions 520 and 521. Specifically, a concentration of 1x10<sup>16</sup> to 5x10<sup>18</sup> atoms/cm<sup>3</sup> (typically between 3x10<sup>17</sup> and 3x10<sup>18</sup> atoms/cm<sup>3</sup>) is preferable. **IO0901** Resist masks 533a to 533d are formed payt, in a shape so as to cover the gate electrodes, as shown in Fig.

**[0090]** Resist masks 533a to 533d are formed next, in a shape so as to cover the gate electrodes, as shown in Fig. 4B, and an n-type impurity element (phosphorous is used in embodiment 1) is added, forming impurity regions 534 to 540 containing a high concentration of phosphorous. Ion doping using phosphine ( $PH_3$ ) is also performed here, and the

<sup>35</sup> phosphorous concentration of these regions is regulated to be from 1x10<sup>20</sup> to 1x10<sup>21</sup> atoms/cm<sup>3</sup> (typically between 2x10<sup>20</sup> and 5x10<sup>20</sup> atoms/cm<sup>3</sup>).
 [0091] A source region or a drain region of the n-channel TFT is formed by this process, and in the switching TFT, a

**[0091]** A source region or a drain region of the n-channel TFT is formed by this process, and in the switching TFT, a portion of the n-type impurity regions 529 to 531 formed by the process of Fig. 4A remains. These remaining regions correspond to the LDD regions 15a to 15d of the switching TFT in Fig. 1.

- <sup>40</sup> **[0092]** Next, as shown in Fig. 4C, the resist masks 533a to 533d are removed, and a new resist mask 541 is formed. A p-type impurity element (boron is used in embodiment 1) is then added, forming impurity regions 542 and 543 containing a high concentration of boron. Boron is added here to a concentration of  $3x10^{20}$  to  $3x10^{21}$  atoms/cm<sup>3</sup> (typically between  $5x10^{20}$  and  $1x10^{21}$  atoms/cm<sup>3</sup>) by ion doping using diborane (B<sub>2</sub>H<sub>6</sub>).
- [0093] Note that phosphorous has already been added to the impurity regions 542 and 543 at a concentration of 1x10<sup>16</sup> to 5x10<sup>18</sup> atoms/cm<sup>3</sup>, but boron is added here at a concentration of at least 3 times that of the phosphorous. Therefore, the n-type impurity regions already formed completely invert to p-type, and function as p-type impurity regions.
   [0094] Next, after removing the resist mask 541, as shown in Fig. 4D, a first interlayer insulating film 544 is formed. A single layer insulating film containing silicon is used as the first interlayer insulating film, but a lamination film of the same may also be used. Further, a film thickness of between 400 nm and 1.5 μm is appropriate. A lamination structure of an 800 nm thick silicon oxide film on a 200 nm thick silicon nitride oxide film is used in embodiment 1
- of an 800 nm thick silicon oxide film on a 200 nm thick silicon nitride oxide film is used in embodiment 1.
   [0095] The p-type impurity elements and the n-type impurity elements, added at their respective concentrations, are activated afterward. Furnace annealing is preferable as a means of activation. Heat treatment is performed using an electric furnace for 4 hours at 550° C in an inert atmosphere in embodiment 1.
- [0096] In addition, heat treatment is also performed for 1 to 12 hours at 300 to 450° C in an atmosphere containing between 3 and 100% hydrogen, performing hydrogenation. This process is one of hydrogen termination of dangling bonds in the semiconductor film by hydrogen which has been thermally excited. Plasma hydrogenation (using hydrogen excited by a plasma) may also be performed as another means of hydrogenation.

[0097] Note that the hydrogenation step may also be conducted during the formation of the first interlayer insulating

film 544. Namely, hydrogen processing may be performed as above after forming the 200 nm thick silicon nitride oxide film, and then the remaining 800 nm thick silicon oxide film may be formed.

**[0098]** A contact hole is formed next in the first interlayer insulating film 544, and source wirings 545 to 548, and drain wirings 549 to 551 are formed. In embodiment 1, a lamination film with a three layer structure of a 100 nm titanium film,

- a 300 nm aluminum film containing titanium, and a 150 nm titanium film, formed successively by sputtering, is used as the electrodes. Other conducting films may also be used, of course.
  [0099] A first passivation film 552 is formed next with a thickness of 50 to 500 nm (typically between 200 and 300 nm). A 300 nm thick oxidized silicon nitride film is used as the first passivation film 344 in embodiment 1. A silicon nitride film may also be substitute for the silicon nitride oxide film.
- <sup>10</sup> **[0100]** It is effective to perform plasma processing at this point using a gas containing hydrogen, such as  $H_2$  or  $NH_3$ , before the formation of the silicon nitride oxide film. Hydrogen excited by this preprocess is supplied to the first interlayer insulating film 544, and the film quality of the first passivation film 552 is improved by performing heat treatment. At the same time, the hydrogen added to the first interlayer insulating film 544 diffuses to the lower side, and the active layers can be effectively hydrogenated.
- <sup>15</sup> **[0101]** A second interlayer insulating film 553 is formed next, as shown in Fig. 5B, out of an organic resin. Materials such as polyimide, acrylic, and BCB (benzocyclobutane) can be used as the organic resin. In particular, it is necessary for the second interlayer insulating film 553 to level the step formed by the TFTs, and therefore it is preferable to use an acrylic film having superior leveling characteristics. A 2.5 μm thick acrylic film is formed in embodiment 1.
- [0102] A contact hole for reaching the drain wiring 551 is formed next in the second interlayer insulating film 553 and
   in the first passivation film 552, and a pixel electrode 554 is formed. A 200 nm thick aluminum alloy film (an aluminum film containing 1 wt% titanium) is formed as the pixel electrode in embodiment 1.
   [0103] A 500 nm thick insulating film containing silicon (a silicon oxide film in embodiment 1) is formed next, and an

opening portion is formed at the position corresponding to the pixel electrode 554, forming a third interlayer insulating film 555. By using wet etching when forming the opening portion, a sidewall having a tapered shape can easily be made.

25 If the sidewall of the opening portion is not sufficiently gentle, then degradation of an EL layer due to the step becomes a conspicuous problem.
(0101) A astheda (Mana alectroda) EEC and an EL layer EEZ are formed port in susception, without expression without expression.

30

35

**[0104]** A cathode (MgAg electrode) 556 and an EL layer 557 are formed next in succession, without exposure to the atmosphere, using vacuum evaporation. The film thickness of the cathode 556 may be set from 180 to 300 nm (typically between 200 and 250 nm), and the thickness of the EL layer 557 may be set from 80 to 200 nm (typically between 100 and 120 nm).

**[0105]** In this step, first, the cathodes 556 is formed for the pixel corresponding to the color red, the pixel corresponding to the color green, and the pixel corresponding to the color blue, in order. If the cathodes 556 are patterned at this point, then there must be exposure to the atmosphere and the EL layer formed next cannot be formed in succession. It is preferable, therefore, to physically pattern the cathodes 556 at the time of deposition by vacuum evaporation using something such as a metal mask.

**[0106]** The EL layers 557 which emit the respective colors are then formed by vacuum evaporation so as to cover the cathodes 556 formed in each pixel. Note that the EL layer has little resistance with respect to a solution, and therefore the EL layer for each color must be formed individually without using a photolithography technique. A metal mask or the like is then used to cover regions except for those of the desired pixels, and the EL layer is selectively formed.

- <sup>40</sup> **[0107]** In other words, a mask is set to cover all of the regions except for the pixels corresponding to the color red, and the red color emitting EL layers and the cathodes are formed selectively using the mask. Next, a mask is set to cover all of the regions except for the pixels corresponding to the color green, and the green color emitting EL layers and the cathodes are formed selectively using the mask. A mask is next similarly set to cover all of the regions except for the pixels corresponding to the color emitting EL layers and the cathodes are formed selectively using the mask. A mask is next similarly set to cover all of the regions except for the pixels corresponding to the color emitting EL layers and the cathodes are formed selectively.
- <sup>45</sup> using the mask. Note that it is recorded here that all of the masks used are different, but the same mask may also be reused. [0108] If a method of formation so as to perform patterning at the time of deposition using vacuum evaporation is used as shown in embodiment 1, it becomes possible to form the cathodes 556 and the EL layers 557 in succession without exposure to the atmosphere, and the emission efficiency of the EL element can be increased. [0109] Note that a known metarial can be used as the EL layer 557. Considering the driving voltage, it is preferable.
- [0109] Note that a known material can be used as the EL layer 557. Considering the driving voltage, it is preferable to use an organic material as the known material. For example, a 4 layer structure made from a hole injecting layer, a hole transporting layer, an emitting layer, and an electron injecting layer may be used as the EL layer. Further, an example is shown of an MgAg electrode being used as the cathode of the EL element in embodiment 1, but another known material may also be used.
- **[0110]** An anode 558 made from a transparent conducting film is formed next, covering the EL layer 557. A 110 nm thick indium tin oxide (ITO) film is formed in embodiment 1, and patterning is performed, forming the anode. Furthermore, a transparent conducting film in which between 2 and 20% zinc oxide (ZnO) is mixed into indium oxide, or a tin oxide film, may also be used.

[0111] Finally, a second passivation film 559 made from a silicon nitride film is formed with a thickness of 300 nm.

The EL layer 557 is protected from things such as moisture by the second passivation film 559. Further, the second passivation film 559 also fulfills a role of releasing heat generated by the EL layer 557.

[0112] An active matrix type EL display device having a structure as shown in Fig. 5C is thus completed. Note that the manufacturing processes of embodiment 1 are only one example. For example, although the semiconductor film

5 which becomes the active layer in embodiment 1 may be formed by the means recorded in Japanese Patent Application Laid-open No. Hei 10-247735, other known means may also be used. The entire disclosure of this laid-open patent is incorporated herein by reference.

[0113] Furthermore, the arrangement of the LDD region or the like shows only one preferred example, and it is not necessary to limit the structure to this arrangement of embodiment 1. Note that the structure of embodiment 1, in cases

10 of using a polysilicon film as the active layer, is preferable in that the reliability is increased, and the advantages of using the polysilicon film as the active layer are made full use of.

# Embodiment 2

- 15 [0114] After completing through Fig. 5C in accordance with embodiment 1, in addition, it is preferable to perform packaging (sealing) by using a housing material such as a highly airtight protecting film (such as a laminar film or an ultraviolet hardened resin film) or a ceramic sealing can, so that there is no exposure to the atmosphere. By making the inside of the housing material an inert environment, and by placing a drying agent (for example, barium oxide) within the housing material, the reliability (life) of the EL layer is increased at this time.
- 20 [0115] Furthermore, after the airtightness is increased by the packing processing, a connector (a flexible printed circuit, FPC) for connecting between output terminals from elements or circuits formed on the substrate, and external input terminals, is attached, completing a manufactured product. The EL display device in this state of being able to be shipped is referred to as an EL module throughout this specification.
- [0116] The constitution of the EL module is explained here using Figs. 7A and 7B. A pixel portion 702, a gate signal 25 side driving circuit 703, a data signal side driving circuit 704, and a signal processing portion (a circuit group of circuits other than driving circuits, such as a wave divider circuit and a booster circuit) 705 are formed on a substrate 701. The gate signal side driving circuit 703, the date signal side driving circuit 704, and the signal processing portion 705 are formed on the interior (inside) of the pixel portion with the present invention. Further, although not shown in the figures, various wirings from the respective driving circuits and the signal processing portion are connected to external equipment, 30
- via an FPC 706.

40

[0117] A housing material 707 is formed at this point enclosing the pixel portion. Note that the housing material 707 is of a shape having a large irregularity in which the internal dimension (depth) is larger than the external dimension (height) of the pixel portion 702, or has a sheet shape, and is formed by a transparent material.

[0118] Further, the housing material 707 is fixed to the substrate 701 by an adhesive 708 so as to form an airtight 35 space 709 jointly with the substrate 701, as shown in Fig. 7B. At this point, the EL element is in a state of being completely sealed in the above airtight space, and is completely cut off from the external atmosphere. Note that a multiple number of housing materials 707 may be formed.

[0119] It is preferable to use an insulating substance such as a glass or a polymer as the housing material 707. The following can be given as examples: amorphous glass (such as borosilicate glass or quartz); crystallized glass; ceramic glass; organic resins (such as acrylic resins, styrene resins, polycarbonate resins, and epoxy resins); and silicon resins.

- **[0120]** It is possible to use an adhesive such as an epoxy resin or an acrylic resin as the material of the adhesive 708. In addition, a thermally hardened resin or a light hardened resin can also be used as the adhesive. Note that it is necessary to use a material through which, as much as is possible, oxygen and moisture is not transmitted.
- [0121] In addition, it is preferable to fill the space 709 between the housing material 707 and the substrate 701 with 45 an inert gas (such as argon, helium, or nitrogen). There are no limitations on a gas, and it is also possible to use an inert liquid (such as a liquid fluorinated carbon, typically parafluoroalkaline). The materials such as those taught in Japanese Patent Application Laid-open No. Hei 8-78519 may be referred to regarding inert liquids.

[0122] It is effective to form drying agent in the space 709. Materials such as those recorded in Japanese Patent Application Laid-open No. Hei 9-148066 can be used as the drying agent. Typically, barium oxide may be used.

- 50 [0123] A multiple number of isolated pixels having EL elements are formed in the pixel portion, and all of the pixels have an anode 710 as a common electrode. The anode 710 is connected to an input-output wiring 713, through a connection wiring 712 made from the same material as the pixel electrode, in a region shown by reference numeral 711. The input-output wiring 713 is a wiring for imparting a predetermined voltage to the anode 710, and is connected to the FPC 706 through a conducting paste 714.
- 55 [0124] The manufacturing processes for realizing a contact structure in the region 711 are explained here using Figs. 8A to 8C.

[0125] First, the state of Fig. 5A is obtained in accordance with the processes of embodiment 1. The first interlayer insulating film 544 and the gate insulating film 514 are removed in a contact portion in the edge portion of the substrate

(the region shown by reference numeral 711 in Fig. 7B) at this point, and the input-output wiring 713 is formed. This may, of course, be formed at the same time as the source wiring and the drain wiring of Fig. 5A. (See Fig. 8A.)

**[0126]** The second interlayer insulating film 553 and the first passivation film 552 are etched next in Fig. 5B, removing a region denoted by reference numeral 801, and an opening portion 802 is formed. The connection wiring 712 is then formed so as to cover the opening portion 802. The connection wiring 712 may, of course, be formed at the same time

- formed so as to cover the opening portion 802. The connection wiring 712 may, of course, be formed at the same time as the pixel electrode 554 in Fig. 5B. (See Fig. 8B.)
   [0127] The EL element formation processes (the processes of forming the third interlayer insulating film, the cathode, and the EL layer) is performed in the pixel portion in this state. The third interlayer insulating film and the EL element are not formed using a mask or the like in the region shown in Figs. 8A to 8C at this point. After forming the EL layer
- 10 557, the anode 558 is formed using a separate mas. The anode 558 and the input-output wiring 713 are thus electrically connected through the connection wiring 712. In addition, the second passivation film 559 is formed, obtaining the state of Fig. 8C.

**[0128]** The contact structure is thus realized in the region shown by reference numeral 711 of Fig. 7B. The input-output wiring 713 is then connected to the FPC 706 through the space between the housing material 707 and the substrate

- <sup>15</sup> 701 (note that this is filled by the adhesive 708; namely, it is necessary for the adhesive 708 to have a thickness which can sufficiently level the step in the input-output wiring). The portion in which the adhesive 708 is formed is pressed between the housing material 707 and the substrate 701, and therefore if an element or a circuit exists there, then there is a possibility of it being destroyed, but provided that only a wiring is passing through, as in Fig. 7B, there is no problem. [0129] Note that the method of manufacturing the active matrix type EL display device shown in embodiment 2 may
- <sup>20</sup> be performed in accordance with embodiment 1.

### **Embodiment 3**

[0130] The cross sectional structure of the pixel portion of the active matrix type EL display device of the present invention is explained in embodiment 3 using Fig. 10. Note that, in Fig. 10, portions which are identical to those of Fig. 1 cite the same symbols as Fig. 1.

**[0131]** In Fig. 10, reference numeral 1001 denotes a current supply line, which is connected to a source region of a current control TFT (not shown in the figure). Further, reference numeral 1002 denotes a data wiring, which is connected to a source region of a switching TFT (not shown in the figure).

- <sup>30</sup> [0132] The current supply line 1001 and the data wiring 1002 exist between adjoining pixels arranged in a direction parallel to a gate wiring. Therefore, wirings for mutually connecting driving circuit TFTs (TFT forming a portion of the driving circuit) formed in differing pixels have to cross the current supply line 1001 and the data wiring 1002.
   [0133] In this case, methods such as those shown in embodiment 3 can be given. The first is a method of forming a
- first connecting wiring 1003 at the same time as the gate electrodes 39 and 43, and making the first connecting wiring 1003 passing under the wirings such as a data line. This method is used in embodiment 3 to connect the current supply line 1001 and a CMOS circuit 1000b.

**[0134]** Further, the second is a method of forming a second connecting wiring 1004, which crosses the current supply line 1001 and /or the data wiring 1002. This method is used to connect a CMOS circuit 1000a and the CMOS circuit 1000b in embodiment 3.

- [0135] In this case, after opening a contact hole in the second interlayer insulating film 553, the second connecting wiring 1004, not the pixel electrode, may be formed in the processes of Fig. 5B. An interlayer insulating film is then formed next, covering the second connecting wiring 1004, a contact hole is opened, and the pixel electrode may be formed.
   [0136] Note that the current supply line 1001 and the data wiring 1002 are formed on the same layer in embodiment 3, but they also may be formed on separate layers. Namely, the current supply line 1001 or the data wiring 1002 may
- <sup>45</sup> be formed in the layer of the second connecting wiring 1004 of Fig. 10. In that instance, the second connecting wiring may be formed on the same layer as the gate wiring, going over the current supply line and the data wiring.
  [0137] Embodiment 3 is thus characterized in that the connecting wiring formed in a different layer from that of the current supply line and the data wiring is used, and that the current supply line and the data wiring cross over in accordance with such. The same wiring as the gate wiring, or a wiring formed in a layer between the data wiring and the pixel

electrode can be used as the connecting wiring of embodiment 3. **[0138]** Note that the structure of embodiment 3 can be easily manufactured by referring to embodiment 1. Further, it is possible to implement the constitution of embodiment 3 in combination with the EL display device shown in embodiment 2.

### 55 Embodiment 4

50

**[0139]** An example of a case of using the constitution of embodiment 3 and forming a driving circuit inside a pixel is explained in embodiment 4. Specifically, an example of forming a shift register in the inside (interior) of a pixel portion

is shown.

**[0140]** Fig. 11A is an enlarged top view of one pixel of the pixel portion, and Fig. 11B is a circuit diagram of the pixel. The switching TFT 201 and the current control TFT 202 have symbols corresponding to those of Fig. 1. Reference numeral 1101 denotes a storage capacitor, which fulfills a role of storing a voltage applied to a gate of the current control

- <sup>5</sup> TFT 202 for one frame period. Note that, provided that the off current of the TFT is reduced as much as possible by using a multi-gate structure for the switching TFT 202, it is possible to omit the storage capacitor 1101.
   [0141] The storage capacitor 1101 is formed between a gate electrode of the current control TFT 202 and a current supply line 1102 in embodiment 4. The capacitor may also be formed, of course, between a source region of the current control TFT and a gate electrode (including a gate wiring) of the current control TFT 202.
- <sup>10</sup> **[0142]** Furthermore, a portion (a flip-flop circuit) of the shift register is shown inside the pixel, and one flip-flop circuit is formed by the following three: an inverter 1103, and clocked inverters 1104 and 1105. The flip-flop is connected in series in an actual shift register.

**[0143]** In addition, V<sub>g</sub> is a gate signal, V, is a source signal (data signal), V<sub>dd1</sub> (the current supply line 1102) is a cathode signal imparted to a cathode of the EL element 203, V<sub>ck</sub> is a clock signal (a bar over V<sub>ck</sub> means an inverted signal V<sub>ck</sub>), Vdd2 is a clocked inverter front side signal, and V<sub>dd3</sub> is a load side signal of a clocked inverter. Note that a

- ground electric potential is imparted to Vdd1 in embodiment 4.
   [0144] One flip-flop circuit is formed in one pixel with a structure as in embodiment 4, and is connected in series with a separate flip-flop circuit formed inside an adjoining pixel. When V<sub>ck</sub> then crosses over between pixels, connecting wirings 1106 to 1115 may be used, as is the connecting wiring denoted by reference numeral 1004 in Fig. 10.
- 20 **[0145]** Note that the connecting wirings 1114 and 1115 may be formed at the same time as the data wiring and the current supply line. In other words, it does not become a problem if the intersection is not on the same layer, and when one wiring crosses another wiring, the operator may suitably set on which layer to form the other wiring.

**[0146]** Note that it is possible to freely combine the constitution of embodiment 4 with the constitution of any of embodiments 1 to 3.

25

30

45

15

Embodiment 5

**[0147]** An example of the structure of a pixel of an active matrix type EL display device which differs from that of embodiment 4 is explained in embodiment 5. Specifically, an example is shown in Fig. 12 of a different material for the gate wiring in the pixel structure shown in Fig. 11. Note that the structure of Fig. 12 is nearly the same as that of Fig. 11, and therefore only portions which differ are explained.

**[0148]** In embodiment 5, the off current is set equal to or less than 10 pA (preferably equal to or less than 1 pA) by using a triple gate structure for a switching TFT. The storage capacitor 1101 shown in Fig. 11 is therefore omitted.

**[0149]** In Fig. 12, reference numerals 61a to 61c denote gate electrodes formed by a lamination film of a tungsten nitride film and a tungsten film, similar to the gate electrodes of embodiment 1. These may each be formed in an independent pattern, as shown in Fig. 12, and may be formed in a pattern in which each is electrically connected, but the gate electrodes are in an electrically floating state at the time of formation.

[0150] Other conducting films such as a lamination film of a tantalum nitride film and a tantalum film, or an alloy film of molybdenum and tungsten may also be used as the gate electrodes 61a to 61c. However, it is preferable to use a film having superior processing characteristics of being able to be formed with a fine line width equal to or less than 3 μm (preferably equal to or less than 2 μm). Further, for the insulating film it is preferable to use a film which does not contain an element which will diffuse and enter the active layer.

**[0151]** On the other hand, a conducting film having a resistance lower than that of the gate electrodes 61a to 61c is used as a gate wiring 62, typically an alloy film having aluminum as its principal constituent, or an alloy film having copper as its principal constituent. No particular fine processing characteristics are required in the gate wiring 62. Further, the

gate wiring does not overlap with the active layer, and therefore it does not become a problem if the gate wiring contains aluminum or copper, which easily diffuse throughout the insulating film.

**[0152]** In making the structure of embodiment 5, it is good to perform an activation process before forming the first interlayer insulating film 544 in the step of Fig. 4D in embodiment 1. In this case heat treatment is added with the gate electrodes 61a to 61c in an exposed state, but the gate electrodes 61a to 61c will not be oxidized by performing heat treatment in a sufficiently inert atmosphere, preferably one in which the oxygen concentration is equal to or less than 1ppm. Namely, there is no increase in the resistance value due to oxidation, and the gate electrodes will not be covered by an insulating film (an oxide film) which is not easily removed.

**[0153]** A conducting film having aluminum or copper as its principal constituent is then formed after completing the activation process, and the gate wiring 62 may be formed by patterning. A good ohmic contact is maintained in the contacting portions between the gate electrodes 61a to 61c and the gate wiring 62 at this point, and it becomes possible to apply a predetermined gate voltage to the gate electrodes 61a to 61c.

[0154] The lowering of the wiring resistance of the gate wiring as much as possible by a structure such as that of

embodiment 5 is extremely effective in reducing wiring lags. Note that the pixel structure shown in Fig. 12 in embodiment 5 does not place any limitations on the present invention, and is only one preferred example. Further, it is possible to freely combine the constitution of embodiment 5 with the constitution of any of embodiments 1 to 3.

5 Embodiment 6

10

**[0155]** It is effective to use a material having a high thermal radiation effect as the base film 12 formed between the active layer and the substrate 11 in the structure shown in Fig. 1. In particular, a relatively large amount of current flows in the current control TFT over a long amount of time, and therefore the current control TFT easily heats up, and degradation due to self heating can become a problem. In such a case, the thermal degradation of the TFT can be controlled by making the base film have a thermal radiation effect as in embodiment 6.

**[0156]** A insulating film containing at least one element selected from the group consisting of B (boron), C (carbon), and N (nitrogen), and containing at least one element selected from the group consisting of AI (aluminum), Si (silicon), and P (phosphorous) can be given as a light transmitting material possessing heat radiating characteristics.

- <sup>15</sup> **[0157]** For example, it is possible to use: an aluminum nitride compound, typically aluminum nitride  $(Al_xN_y)$ ; a silicon carbide compound, typically silicon carbide  $(Si_xC_y)$ ; a boron nitride compound, typically boron nitride  $(B_xN_y)$ ; or a boron phosphate compound, typically boron phosphate  $(B_xP_y)$ . Further, an aluminum oxide compound, typically aluminum oxide  $(Al_xO_y)$ , has superior light transparency characteristics, and has a thermal conductivity of 20 Wm<sup>-1</sup>K<sup>-1</sup>, and can be said to be one of the preferable materials. Note that x and y are arbitrary integers for the above transparent materials.
- 20 [0158] The above chemical compounds can also be combined with another element. For example, it is possible to use nitrided aluminum oxide, denoted by AlN<sub>x</sub>O<sub>y</sub>, in which nitrogen is added to aluminum oxide. This material also not only possesses a heat radiating effect, but also is effective in preventing the penetration of substances such as moisture and alkaline metals. Note that x and y are arbitrary integers for the above nitrided aluminum oxide. [0159] Furthermore, the materials disclosed in Japanese Patent Application Laid-open No. Sho 62-90260 can also
- <sup>25</sup> be used. Namely, an insulating film containing Si, Al, N, O, and M can also be used (note that M is a rare-earth element, preferably an element selected from the group consisting of Ce (cesium), Yb (ytterbium), Sm (samarium), Er (erbium), Y (yttrium), La (lanthanum), Gd (gadolinium), Dy (dysprosium), and Nd (neodymium)). These materials not only possess heat radiating effects, but also are effective in preventing the penetration of substances such as moisture and alkaline metals.
- <sup>30</sup> **[0160]** Further, carbon films such as a diamond thin film or amorphous carbons (especially those which have characteristics close to those of diamond; referred to as diamond like carbon) can also be used. These have very high thermal conductivities, and are extremely effective as radiation layers. Note that if the film thickness becomes large, then there is brown banding and the transmissivity is reduced, and therefore it is preferable to use as thin a film thickness (preferably between 5 and 100 nm) as possible.
- <sup>35</sup> [0161] In addition, a thin film made from a material having the above thermal radiation effect can be used by itself, and a lamination of these thin films and an insulating film containing silicon may be used.
   [0162] Note that it is possible to freely combine the constitution of embodiment 6 with the constitution of any of embodiments 1 to 5.
- 40 Embodiment 7

**[0163]** It is preferable to use an organic EL material as the EL layer in embodiment 1, but the present invention can also be implemented using an inorganic EL material. However, present inorganic EL materials have an extremely high driving voltage, and therefore a TFT having a voltage resistance which can withstand such a driving voltage must be used.

<sup>45</sup> **[0164]** On the other hand, provided that inorganic EL materials with lower driving voltages are developed in the future, it will be possible to apply them to the present invention.

**[0165]** Further, it is possible to freely combine the constitution of embodiment 7 with the constitution of any of embodiments 1 to 6.

50 Embodiment 8

**[0166]** An active matrix type EL display device (EL module) formed by implementing the present invention has superior visibility in bright locations in comparison to a liquid crystal display device because it is a self-emitting type device. It is therefore possible to implement the present invention in a direct-vision EL display (indicating a display incorporating an

<sup>55</sup> EL module). The following can be given as examples of such EL displays: a personal computer monitor; a television broadcast receiving monitor; and an advertisement display monitor.

**[0167]** Further, it is possible to implement the present invention for all electronic devices containing a display, including the above EL display, as a component.

**[0168]** The following can be given as examples of such electronic devices: an EL display; a video camera; a digital camera; a head mounted display; a car navigation system; a personal computer; a portable information terminal (such as a mobile computer, a mobile telephone, or an electronic book); and an image playback device using a recording medium (specifically, a device which performs playback of a recording medium and is provided with a display which can

- <sup>5</sup> display those images, such as a compact disk (CD), a laser disk (LD), or a digital video disk (DVD)). Examples of these electronic devices are shown in Figs. 13A to 13F.
  [0169] Fig. 13A is a personal computer, containing a main body 2001, a casing 2002, a display portion 2003, and a keyboard 2004. The present invention can be used in the display portion 2003.
  [0170] Fig. 13B is a video camera, containing a main body 2101, a display portion 2102, an audio input portion 2103.
- [0170] Fig. 13B is a video camera, containing a main body 2101, a display portion 2102, an audio input portion 2103,
   operation switches 2104, a battery 2105, and an image receiving portion 2106. The present invention can be used in the display portion 2102.

**[0171]** Fig. 13C is a portion of a head mounted EL display (the right side), containing a main body 2301, a signal cable 2302, a head fixing band 2303, a display monitor 2304, an optical system 2305, and a display device 2306. The present invention can be used in the display device 2306.

- <sup>15</sup> **[0172]** Fig. 13D is an image playback device (specifically, a DVD playback device) provided with a recording medium, containing a main body 2401, a recording medium (such as a CD, an LD, or a DVD) 2402, operation switches 2403, a display portion (a) 2404, and a display portion (b) 2405. The display portion (a) is mainly used for displaying image information, and the image portion (b) is mainly used for displaying character information, and the present invention can be used in the image portion (a) and in the image portion (b). Note that the present invention can be used as an image
- 20 playback device provided with a recording medium in devices such as a CD playback device and game equipment. [0173] Fig. 13E is a mobile computer, containing a main body 2501, a camera portion 2502, an image receiving portion 2503, operation switches 2504, and a display portion 2505. The present invention can be used in the display portion 2505. [0174] Fig. 13F is an EL display, containing a casing 2601, a support stand 2602, and a display portion 2603. The present invention can be used in the display portion 2603. The EL display of the present invention is especially advan-
- 25 tageous for cases in which the screen is made large, and is favorable for displays having a diagonal greater than or equal to 10 inches (especially one which is greater than or equal to 30 inches) because of its wide range of visibility. [0175] Furthermore, if the emission luminance of EL materials becomes higher in the future, then it will become possible to use the present invention in a front type or a rear type projector by expanding and projecting output light containing image information using a lens or the like.
- <sup>30</sup> **[0176]** The range of applications of the present invention is thus extremely wide, and it is possible to apply the present invention to electronic devices in all fields. In addition, the electronic device of embodiment 8 can also be realized using a constitution of any type of combination of embodiments 1 to 7.

**[0177]** By implementing the present invention, it becomes possible to form a driving circuit and other signal processing circuits in the inside of a pixel portion (in the same region as the pixel portion) in an active matrix type EL display device

<sup>35</sup> operating with light output from the side opposite that of a substrate, and miniaturization of the active matrix type EL display device is achieved.

**[0178]** Further, a high reliability active matrix type EL display device is realized by arranging optimally structured TFTs for the TFTs formed on the substrate, adapted to the performance required by circuits and elements.

**[0179]** By then installing this type of active matrix EL display device as a display, it becomes possible to produce a small size electronic device having high reliability.

### Claims

50

45 **1.** An electronic device having at least one electroluminescence display device, said display device comprising:

a substrate (11);

a plurality of switching thin film transistors (201) provided at respective pixels of the display device over said substrate;

a plurality of current control thin film transistors (202) formed over said substrate wherein each of the current control thin film transistors is switched by the respective switching thin film transistor;

at least one interlayer insulating film(48) formed over said switching thin film transistors and said current control thin film transistors;

a plurality of pixel electrodes (49) formed over said interlayer insulating film, wherein one of said pixel electrodes
 overlaps at least one of said switching thin film transistors and at least one of said current control thin film transistors with the interlayer insulating film therebetween, and said plurality of pixel electrodes are electrically connected to said current control thin film transistors, respectively;

an electroluminescence layer (52) formed on each of said pixel electrodes;

a driver circuit (204, 205) comprising at least one CMOS circuit, wherein at least said one CMOS circuit is located below and fully overlapped with said pixel electrode;

# characterized by

a connecting wiring formed from the same layer as the gate electrodes of said CMOS circuit (1003), wherein said connecting wiring connects said CMOS circuit with a current supply line.

- 2. The device according to claim 1, wherein said driver circuit comprises a plurality of thin film transistors formed over said substrate.
- 10 3. The device according to claim 1, wherein said driver circuit comprises at least a data signal driving circuit.
  - **4.** The device according to claim 3, wherein said data signal driving circuit comprises a shift register, a level shifter, a buffer, a latch, a D/A converter, and a sampling circuit.
- 15 **5.** The device according to claim 1, wherein the pixel electrode is connected to a cathode of an EL element.
  - 6. The device according to claim 1, wherein said driver circuit comprises at least a gate signal driving circuit.
- 7. The device according to claim 6, wherein said gate signal driving circuit comprises a shift register, a level shifter,
   20 and a buffer.
  - **8.** The device according to claim 1, further comprising a signal processing portion, wherein a portion of or all of said signal processing portion is formed within said pixel portion.
- **9.** The device according to claim 8, wherein said portion of or all of said signal processing portion is formed below said pixel electrode.
  - **10.** The device according to claim 8, wherein said signal processing portion is at least one of a wave divider circuit, a booster circuit, a y-compensation circuit, and a memory.
- 30

5

**11.** The device according to claim 1, wherein said device is one of a personal computer, a video camera, a head mount display, an image playback device, and a mobile computer.

- The device according to claim 1, wherein said electroluminescence display device is an organic electroluminescence display device.
  - **13.** The device according to claim1, further comprising a connecting wiring (1004) to connect said CMOS circuit with an adjacent CMOS circuit.
- 40 14. The device according to claim 1, wherein each current control thin film transistor comprises an LDD region (28) having both a region which overlaps and a region which does not overlap a gate electrode (30).

# Patentansprüche

45

50

1. Elektronische Vorrichtung mit zumindest einer elektrolumineszenten Anzeigevorrichtung, wobei die Anzeigevorrichtung umfasst:

ein Substrat (11);

eine Vielzahl von Schalterdünnschichttransistoren (201), die in den jeweiligen Pixels der Anzeigevorrichtung über dem Substrat angeordnet sind;

eine Vielzahl von Stromregelungsdünnschichttransistoren (202), die über dem Substrat ausgebildet sind, wobei jeder der Stromregelungsdünnschichttransistoren von dem jeweiligen Schalterdünnschichttransistor geschaltet ist;

55 zumindest einen Zwischenschichtisolationsfilm (48), der über den Schalterdünnschichttransistoren und den Stromregelungsdünnschichttransistoren ausgebildet sind;

eine Vielzahl von Pixelelektroden (49), die über dem Zwischenschichtisolationsfilm ausgebildet sind, wobei eine der Pixelelektroden zumindest einen der Schalterdünnschichttransistoren und zumindest einen der Stromre-

gelungsdünnschichttransistoren überlappt, mit dem Zwischenschichtisolationsfilm dazwischen, und die Vielzahl von Pixelelektroden elektrisch an den jeweiligen Stromregelungsdünnschichttransistoren angeschlossen sind; eine elektrolumineszente Schicht (52), die auf jeder der Pixelelektroden ausgebildet ist; eine Treiberschaltung (204, 205), die zumindest eine CMOS Schaltung umfasst, wobei zumindest eine CMOS Schaltung unter der Pixelelektrode liegt und völlig mit der Pixelelektrode überlappt; gekennzeichnet durch:

eine Anschlussleitung, die aus der gleichen Schicht wie die Gateelektroden der CMOS Schaltung (1003) ausgebildet ist, wobei die Anschlussleitung die CMOS Schaltung an einer Stromversorgungsleitung anschließt.

- 2. Vorrichtung nach Anspruch 1, wobei die Treiberschaltung eine Vielzahl von Dünnschichttransistoren umfasst, die über dem Substrat ausgebildet sind.
- 15 **3.** Vorrichtung nach Anspruch 1, wobei die Treiberschaltung zumindest eine Datensignaltreiberschaltung umfasst.
  - **4.** Vorrichtung nach Anspruch 3, wobei die Datensignaltreiberschaltung ein Schieberegister, einen Pegelumsetzer, einen Puffer, ein Latch, einen D-A-Umsetzer, und eine Abtastschaltung umfasst.
- 20 5. Vorrichtung nach Anspruch 1, wobei die Pixelelektrode an einer Kathode eines EL Elements angeschlossen ist.
  - 6. Vorrichtung nach Anspruch 1, wobei die Treiberschaltung zumindest eine Gatesignaltreiberschaltung umfasst.
  - 7. Vorrichtung nach Anspruch 6, wobei die Gatesignaltreiberschaltung ein Schieberegister, einen Pegelumsetzer, und einen Puffer umfasst.
    - 8. Vorrichtung nach Anspruch 1, die ferner einen Signalverarbeitungsteil umfasst, wobei ein Teil von dem Signalverarbeitungsteil oder der ganze Signalverarbeitungsteil innerhalb dem Pixelteil ausgebildet ist.
- *30* **9.** Vorrichtung nach Anspruch 8, wobei der Teil von dem Signalverarbeitungsteil oder der ganze Signalverarbeitungsteil unter der Pixelelektrode ausgebildet ist.
  - **10.** Vorrichtung nach Anspruch 8, wobei der Signalverarbeitungsteil zumindest eine von einer Frequenzteilerschaltung, einer Boosterschaltung, einer γ-Kompensationsschaltung, und einem Speicher ist.
- 35

40

25

5

10

- **11.** Vorrichtung nach Anspruch 1, wobei die Vorrichtung ein Personalcomputer, eine Videokamera, eine Kopf befestigte Anzeige, eine Bildaufnahmevorrichtung, oder ein Mobilcomputer ist.
- **12.** Vorrichtung nach Anspruch 1, wobei die elektrolumineszente Anzeigevorrichtung eine organische elektrolumineszente Anzeigevorrichtung ist.
- **13.** Vorrichtung nach Anspruch 1, die ferner eine Anschlussleitung (1004) umfasst, um die CMOS Schaltung an einer angrenzenden CMOS Schaltung anzuschließen.
- 45 14. Vorrichtung nach Anspruch 1, wobei jeder Stromregelungsdünnschichttransistor einen LDD Bereich (28) umfasst, der sowohl einen Bereich, der eine Gateelektrode (30) überlappt, als auch einen Bereich, der die Gateelektrode (30) nicht überlappt, hat.

# 50 Revendications

- 1. Dispositif électronique comportant au moins un dispositif d'affichage électroluminescent, ledit dispositif d'affichage comprenant :
- 55 un substrat (11) ;

une pluralité de transistors de commutation à couche mince (201) pourvus à des pixels respectifs du dispositif d'affichage au-dessus dudit substrat ;

une pluralité de transistors à couche mince de contrôle de courant (202) formés au-dessus dudit substrat, dans

lequel chacun des transistors à couche mince de contrôle de courant est commuté par le transistor de commutation à couche mince respectif ;

au moins un film d'isolation intercalaire (48) formé au-dessus desdits transistors de commutation à couche mince et desdits transistors à couche mince de contrôle de courant ;

<sup>5</sup> une pluralité d'électrodes de pixel (49) formées au-dessus dudit film d'isolation intercalaire, dans lequel une desdites électrodes de pixel chevauche au moins un desdits transistors de commutation à couche mince et au moins un desdits transistors à couche mince de contrôle de courant, entre lesquels se trouve le film d'isolation intercalaire, et ladite pluralité d'électrodes de pixel sont électriquement connectées auxdits transistors à couche mince de contrôle de courant, respectivement ;

une couche d'électroluminescence (52) formée sur chacune desdites électrodes de pixel ;
 un circuit de commande (204, 205) comprenant au moins un circuit CMOS, dans lequel au moins ledit un circuit
 CMOS est situé en dessous et est entièrement chevauché par ladite électrode de pixel ;
 caractérisé par

- un câblage de connexion formé à partir de la même couche que les électrodes de grille dudit circuit CMOS
   (1003), dans lequel ledit câblage de connexion raccorde ledit circuit CMOS avec une ligne d'alimentation de courant.
  - 2. Dispositif selon la revendication 1, dans lequel ledit circuit de commande comprend une pluralité de transistors à couche mince formés au-dessus dudit substrat.
- 20

25


- 3. Dispositif selon la revendication 1, dans lequel ledit circuit de commande comprend au moins un circuit de commande de signal de données.
- 4. Dispositif selon la revendication 3, dans lequel ledit circuit de commande de signal de données comprend un registre à décalage, un translateur de niveau, un tampon, une bascule, un convertisseur N/A et un circuit d'échantillonnage.
  - 5. Dispositif selon la revendication 1, dans lequel l'électrode de pixel est raccordée à une cathode d'un élément électroluminescent.
- *30* **6.** Dispositif selon la revendication 1, dans lequel ledit circuit de commande comprend au moins un circuit de commande de signal de grille.
  - 7. Dispositif selon la revendication 6, dans lequel ledit circuit de commande de signal de grille comprend un registre à décalage, un translateur de niveau et un tampon.
- 35

40

- 8. Dispositif selon la revendication 1, comprenant en outre une section de traitement de signal, dans lequel ladite section de traitement de signal est formée en tout ou en partie dans ladite zone à pixels.
- 9. Dispositif selon la revendication 8, dans lequel ladite section de traitement de signal est formée en tout ou en partie en dessous de ladite électrode de pixel.
- **10.** Dispositif selon la revendication 8, dans lequel ladite section de traitement de signal est au moins l'un des éléments suivants : un circuit diviseur d'onde, un circuit amplificateur, un circuit de compensation en Y et une mémoire.
- **11.** Dispositif selon la revendication 1, dans lequel ledit dispositif est au moins l'un des éléments suivants : un ordinateur personnel, une caméra vidéo, un visiocasque, un dispositif de reproduction d'image ou un ordinateur portable.
  - **12.** Dispositif selon la revendication 1, dans lequel ledit dispositif d'affichage électroluminescent est un dispositif d'affichage électroluminescent organique.
- 50


55


- **13.** Dispositif selon la revendication 1, comprenant en outre un câblage de connexion (1004) pour raccorder ledit circuit CMOS avec un circuit CMOS adjacent.
- 14. Dispositif selon la revendication 1, dans lequel chaque transistor à couche mince de contrôle de courant comprend une zone LDD (28) disposant d'une zone chevauchant une électrode de grille (30) ainsi que d'une zone ne chevauchant pas ladite électrode de grille.





يەن تە


20



























Fig. 9





Fig. 10







Fig. 12



# **REFERENCES CITED IN THE DESCRIPTION**

This list of references cited by the applicant is for the reader's convenience only. It does not form part of the European patent document. Even though great care has been taken in compiling the references, errors or omissions cannot be excluded and the EPO disclaims all liability in this regard.

### Patent documents cited in the description

- JP 10104663 A [0006] ٠
- JP 11054268 A [0006] •
- US 4356429 A [0053] •
- US 4539507 A [0053] ٠
- US 4720432 A [0053]
- US 4769292 A [0053] •
- US 4885211 A [0053]
- US 4950950 A [0053] ٠
- US 5059861 A [0053] ٠
- ٠ US 5047687 A [0053]
- ٠
- US 5073446 A [0053]
- US 5059862 A [0053] •

- US 5061617 A [0053] •
- US 5151629 A [0053] •
- US 5294869 A [0053] •
- US 5294870 A [0053] •
- JP HEI10189525 B [0053]
- JP HEI8241048 B [0053] •
- JP HEI878159 B [0053]
- JP HEI10247735 B [0069] [0112] •
- JP HEI878519 B [0121] ٠
- JP HEI9148066 B [0122]
- JP SHO6290260 B [0159] •

# patsnap

专利名称(译)	显示设备				
公开(公告)号	EP1065723B1	公开(公告)日	2011-08-31		
申请号	EP2000113576	申请日	2000-06-27		
[标]申请(专利权)人(译)	株式会社半导体能源研究所				
申请(专利权)人(译)	SEL半导体能源研究所有限公司.				
当前申请(专利权)人(译)	半导体能源研究所有限公司.				
[标]发明人	YAMAZAKI SHUNPEI				
发明人	YAMAZAKI, SHUNPEI				
IPC分类号	H01L27/32 H01L31/12 G09G3/32 H01L51/52 H05B33/02				
CPC分类号	G09G3/3275 G09G3/3233 G09G2300/0426 G09G2300/0439 G09G2300/0809 G09G2300/0842 G09G2300/0857 G09G2300/0861 G09G2310/027 G09G2320/0223 H01L27/3244 H01L27/3262 H01L51 /524 H01L2251/5315				
优先权	1999182590 1999-06-28 JP				
其他公开文献	EP1065723A3 EP1065723A2				
外部链接	Espacenet				
摘要(译)		-			

摘要(译)

电致发光显示装置具有多个电致发光元件和形成在基板上的驱动电路。 驱动电路的至少一部分设置在基板的显示部分中,以便可以减小显示装 置的尺寸。

[Chem 1]

