

(19)



(11)

EP 1 843 317 B1

(12)

EUROPEAN PATENT SPECIFICATION

(45) Date of publication and mention of the grant of the patent:
17.08.2016 Bulletin 2016/33

(51) Int Cl.:
G09G 3/32^(2006.01) G11C 19/18^(2006.01)

(21) Application number: **07104096.8**

(22) Date of filing: **14.03.2007**

(54) **Scan driving circuit and organic light emitting display using the same**

Zeilentreiberschaltung und organische lichtemittierende Anzeige damit

Circuit de commande de balayage et affichage électroluminescent organique l'utilisant

(84) Designated Contracting States:
DE FR GB

(30) Priority: **06.04.2006 KR 20060031636**

(43) Date of publication of application:
10.10.2007 Bulletin 2007/41

(73) Proprietor: **Samsung Display Co., Ltd.
Gyeonggi-do (KR)**

(72) Inventor: **Shin, Dong Yong
Legal & IP Team, Samsung SDI Co., Ltd.,
Gyeonggi-do (KR)**

(74) Representative: **Gulde & Partner
Patent- und Rechtsanwaltskanzlei mbB
Wallstraße 58/59
10179 Berlin (DE)**

(56) References cited:
EP-A- 1 610 293 US-A1- 2005 285 827

EP 1 843 317 B1

Note: Within nine months of the publication of the mention of the grant of the European patent in the European Patent Bulletin, any person may give notice to the European Patent Office of opposition to that patent, in accordance with the Implementing Regulations. Notice of opposition shall not be deemed to have been filed until the opposition fee has been paid. (Art. 99(1) European Patent Convention).

Description

BACKGROUND OF THE INVENTION

1. Field of the Invention

[0001] The present invention relates to an organic light emitting display. More specifically, the present invention relates to a scan driving circuit employable in a current driven type organic light emitting display.

2. Description of the Related Art

[0002] Various types of flat panel displays are being developed. Flat panel display devices are more commonly replacing cathode ray tubes (CRTs) because flat panel display devices may be made to be thinner, have less volume, and/or be lighter than (CRTs). Flat panel displays include, e.g., a liquid crystal display (LCD), a field emission display (FED), a plasma display panel (PDP) and an organic light emitting display (OLED), etc.

[0003] Amongst the flat panel displays, organic light emitting displays generally display an image using an organic light emitting diode (OLED) that generates light by the recombination of an electron and a hole. Such an organic light emitting display is advantageous because it has a relatively rapid response time, and may be driven with a relatively lower amount of power. Organic light emitting displays generally enable an organic light emitting diode to emit light by supplying a current corresponding to a data signal into the organic light emitting diode using a transistor formed in every pixel.

[0004] Such a conventional organic light emitting display may include a data driver for supplying a data signal to data lines, a scan driver for sequentially supplying a scan signal to the scan lines, an emission control driver for supplying an emission control signal to an emission control line, and a pixel unit including a plurality of pixels connected with the data lines, the scan lines and the emission control line.

[0005] The pixels included in the pixel unit may be selected when a scan signal is supplied to the scan line to receive a data signal from the data line. The pixels receiving the data signal display a predetermined image while generating the light of a predetermined luminance corresponding to the data signal. An emission time of the pixels is controlled by the emission control signal supplied from the emission control line.

[0006] The scan driver or the emission control driver should be mounted on a panel in order to reduce the size, weight and manufacturing cost of the OLED device, particularly as larger OLED panels are being developed.

[0007] However, it is difficult to mount a conventional scan driver or emission control driver on a panel because the conventional scan driver or emission control driver is composed of PMOS transistors and NMOS transistors. Also, it is difficult to drive a conventional emission control driver at a high speed because the conventional emission

control driver generates an output signal per at least one cycle of a clock signal. Also, the conventional scan driver or emission control driver composed of the PMOS transistors and the NMOS transistors has a relatively high level of power consumption because a predetermined static current flows when an output signal is generated.

[0008] EP 1 610 293 A2 deals with a scan driver including first and second shift registers for providing scan signals and emission control signals, respectively.

[0009] US 2005/0285827 A1 also discloses a scan driver including first and second shift registers for providing scan signals and emission control signals, respectively.

[0010] EP 1 764 774 A2 is an older European patent application that may only be considered for assessment of novelty under Art. 54(3) EPC. It discloses a latch circuit for use in scan drivers.

[0011] US 6,556,646 B1 is another document dealing with latch circuits for shift registers for scan drivers.

SUMMARY OF THE INVENTION

[0012] The present invention is therefore directed to a scan driving circuit, which substantially overcomes one or more of the problems due to the limitations and disadvantages of the related art.

[0013] It is therefore a feature of an embodiment of the present invention to provide a scan driving circuit that minimizes or reduces power consumption relative to conventional scan driving circuits.

[0014] It is therefore a separate feature of an embodiment of the present invention to provide a scan driving circuit that compensates for a non-uniform luminance distribution by compensating for a threshold voltage of a transistor.

[0015] It is therefore a separate feature of an embodiment of the present invention to provide a scan driving circuit that generates an emission control signal based on a scan signal(s).

[0016] It is therefore a separate feature of an embodiment of the present invention to provide a scan driving circuit that includes a second scan driver having a low amount of power consumption.

[0017] It is therefore a separate feature of an embodiment of the present invention to provide a scan driving circuit that eliminates a path through which static current may flow.

[0018] At least one of the above and other features and advantages of the present invention may be realized by providing a scan driving circuit as set forth in claim 1. Preferred embodiments of the scan driving circuit are set forth in dependent claims 2 through 9.

[0019] At least one of the above and other features and advantages of the present invention may be separately realized by providing a light emitting display as set forth in claim 10.

BRIEF DESCRIPTION OF THE DRAWINGS

[0020] The above and other features and advantages of the present invention will become more apparent to those of ordinary skill in the art by describing in detail exemplary embodiments thereof with reference to the attached drawings, in which:

FIG. 1 illustrates a schematic view of an exemplary organic light emitting display employable with one or more aspects of the invention;

FIG. 2 illustrates a circuit diagram of an exemplary embodiment of a pixel employable by of the exemplary organic light emitting display as shown in FIG. 1;

FIG. 3 illustrates a block diagram of an exemplary embodiment of a scan driving circuit employing one or more aspects of the invention;

FIG. 4 illustrates a circuit diagram of an exemplary embodiment of an S unit (SCU) of a first scan driver of the exemplary scan driving circuit shown in FIG. 3;

FIG. 5 illustrates an exemplary timing diagram of exemplary signal waveforms that may be input to/output from the scan driving circuit shown in FIG. 3;

FIG. 6 illustrates a circuit diagram of a first example of a C unit (CCU) of a second scan driver of the scan driving circuit shown in FIG. 3; and

FIG. 7A to FIG. 7E illustrate circuit diagrams of second to sixth examples of a C unit (CCU) of the second scan driver of the scan driving circuit shown in FIG. 3.

DETAILED DESCRIPTION OF THE INVENTION

[0021] The present invention will now be described more fully hereinafter with reference to the accompanying drawings, in which exemplary embodiments of the invention are illustrated. The invention may, however, be embodied in different forms and should not be construed as limited to the embodiments set forth herein. Rather, these embodiments are provided so that this disclosure will be thorough and complete, and will fully convey the scope of the invention to those skilled in the art.

[0022] In the figures, the dimensions of layers and regions may be exaggerated for clarity of illustration. Like reference numerals refer to like elements throughout.

[0023] FIG. 1 illustrates a schematic view of an exemplary organic light emitting display employable with one or more aspects of the invention.

[0024] Referring to FIG. 1, the organic light emitting display may include an image displaying unit 100, a data driving circuit 200, and a scan driving circuit 300. The image displaying unit 100 may display an image(s). The data driving circuit 200 may transmit a data signal(s), and the scan driving circuit 300 may supply a scan signal and an emission control signal.

[0025] The image displaying unit 100 may include a plurality of data lines D_1 - D_n extending along a horizontal direction, a plurality of signal lines S_1 - S_m , E_1 - E_m extend-

ing along a vertical direction, and a plurality of pixels 110 arranged in a matrix-like manner.

[0026] The signal lines may include a plurality of scan signal lines S_1 - S_m for transmitting a scan signal to select a pixel 110, and a plurality of emission control signal lines E_1 - E_m for transmitting an emission control signal to control an emission period of an organic EL device,

[0027] One of the pixels 110 may be formed at each pixel region respectively defined by the data lines D_1 - D_n , the scan lines S_1 - S_m , and the emission control signal lines E_1 - E_m .

[0028] FIG. 2 illustrates a circuit diagram of an exemplary embodiment of the pixel 110 that may be employed at one, some or every pixel region of, e.g., the exemplary organic light emitting display shown in FIG. 1. More particularly, the exemplary pixel 110 illustrated in FIG. 2 is illustrated and described as a j -th pixel connected to a j -th data line D_j and i -th scan and emission control signal lines S_i , E_i , but may be any pixel of the image displaying unit 100.

[0029] As shown in FIG. 2, the pixel 110 according to one embodiment of the present invention may include an organic EL device OLED, transistors m1-m4, and a capacitor Cst. A PMOS transistor may be used as the transistors m1-m4, but the invention is not limited thereto.

[0030] The first transistor m1 may be connected between a power supply VDD and an organic EL device OLED to control a current flowing to the organic EL device. A source of the first transistor m1 may be connected to the power supply VDD, and a drain of the first transistor m1 may be connected to an anode of the organic EL device OLED via the third transistor m3.

[0031] The second transistor m2 and the fourth transistor m4 may turn on in response to a scan signal from the scan signal line S_i . The second transistor m2 may transmit a data signal from the data line D_j to a gate of the first transistor m1. The fourth transistor m4 together with second transistor m2 may connect the gate and the drain of the first transistor m1 such that the first transistor m1 may be diode-connected in response to the scan signal.

[0032] The capacitor Cst may be connected between the gate and the source of the first transistor m1, and may charge a voltage corresponding to a data current I_{DATA} from the data line D_j . The third transistor m3 may transmit a current flowing from the first transistor m1 to an organic EL device OLED in response to the emission control signal from the emission control signal lines E_i .

[0033] FIG. 3 illustrates a block diagram of an exemplary embodiment of a scan driving circuit 300 employing one or more aspects of the invention.

[0034] Referring to FIG. 3, the scan driving circuit 300 may include a first scan driver 310 for outputting a scan signal and a second scan driver 320 for receiving the scan signal and outputting an emission control signal. The first scan driver 310 may generate and supply the scan signal(s), and the second scan driver 320 may generate and supply the emission control signal(s).

[0035] The data driving circuit 200 may apply a data current I_{DATA} to the data lines D_1-D_n , and the first scan driver 310 of the scan driving circuit 300 may sequentially apply a scan signal to the scan signal lines S_1-S_m . The scan signal(s) may be used for selecting a corresponding one(s) of the pixels 110. The second scan driver 320 of the scan driving circuit 300 may sequentially apply an emission control signal to the emission control signal lines E_1-E_m , the emission control signal(s) may be used for controlling a luminance of the corresponding one of the pixels 110.

[0036] The first scan driver 310 may include n S units SCU1 to SCU n . More particularly, an initial input signal INPUT may be supplied to an input terminal IN of a first one SCU1 of the S units SCUs, and output signals of the first to n -1st S units SCUs may be respectively supplied as an input signal to an input terminal IN of the second to n th one SCU2 of the S units SCUs.

[0037] Each of the S units SCUs may include a first clock terminal CLK a into which one of input clock signals, e.g., one of first and second clock signals CLK1, CLK2, may be supplied and a second clock terminal CLK b into which another one of the input clock signals, e.g., the other of the first and second clock signals CLK1, CLK2, may be supplied.

[0038] The first and second clock signals CLK1, CLK2 may have at least one overlapping same level portion and at least one overlapping different level portion. For example, during a same period of time, at least one predetermined portion of each of the first clock signal CLK1 and second clock signal CLK2 may have a same level, i.e., a high level, and at least one other portion of each of the first clock signal CLK1 and the second clock signal CLK2 may have a different level, i.e., the first clock signal CLK1 may be at one of a high level and a low level while the second clock signal CLK2 may be at the other of a relatively high level and a relatively low level.

[0039] In embodiments of the invention, the first clock signal CLK1 may be supplied to the first clock terminal-CLK a of odd-numbered ones of the S units SCUs, and the second clock signal CLK2 may be supplied to the second clock terminal CLK b of the odd-numbered ones of the S units SCUs, while the second clock signal CLK2 may be supplied to the first clock terminal CLK a of even-numbered ones of the S units SCUs, and the first clock signal CLK1 may be supplied to the second terminal CLK b of the even-numbered ones of the S units SCUs.

[0040] Each of the S units SCUs receiving the initial input signal IN or the output voltage of the previous S unit SCU and the first and second clock signals CLK1, CLK2 may sequentially output an output signal to an output terminal SOUT of the respective S unit SCU. More particularly, in embodiments of the invention, each of the S units SCUs may, in response to the initial input signal INPUT or the output voltage of the previous S unit SCU and the first and second clock signals CLK1, CLK2 supplied thereto, at least temporarily change a voltage pattern or level, e.g., change from a high level voltage to a

low level voltage, of an output signal being supplied to an output terminal SOUT of the respective S unit SCU.

[0041] Referring to FIG. 3, the second scan driver 320 may include n C units CCU1 to CCU n . Each of the C units CCUs may receive a plurality of scan signals, e.g., two scan signals, and at least one clock signal, e.g., the first and/or second clock signals CLK1, CLK2 from the first driver 310, and may output an emission control signal to an output terminal COUT of the respective C unit CCU. More particularly, e.g., an n th one CCU n of the C units CCUs may respectively receive an n th one of the scan signals and an $n+1$ th one of the scan signals, e.g., S1 and S2 or S2 and S3, or another signal, etc., and the first and second clock signals CLK1, CLK2 from the first driver 310, and may generate and supply an n th one of the emission signals to the output terminal COUT of the n th C unit CCU n .

[0042] Each of the C units CCUs may include a first clock terminal CLK a into which one of the first and second clock signals CLK1, CLK2 may be supplied and a second clock terminal CLK b into which the other one of the first and second clock signals CLK1, CLK2 may be supplied. The first and second clock signals CLK1, CLK2 may be phase-shifted or phase-reversed relative to each other.

[0043] In embodiments of the invention, the first clock signal CLK1 may be supplied to the first clock terminal CLK a of odd-numbered ones of the C units CCUs, and the second clock signal CLK2 may be supplied to the second clock terminal CLK b of the odd-numbered ones of the C units CCUs. In other embodiments, e.g., the second clock signal CLK2 may be supplied to the first clock terminal CLK a of even-numbered ones of the C units CCUs, and the first clock signal CLK1 may be supplied to the second terminal CLK b of the even-numbered ones of the C units CCUs.

[0044] As shown in FIG. 3, in some embodiments of the invention, e.g., the first and second clock signals CLK1, CLK2, and scan signals S1, S2 that may be output from the first and second ones of S units SCU1, SCU2 of the first scan driver 310, e.g., from the respective output terminal SOUT, may be input into a first one CCU1 of the C units CCUs of the second scan driver 320, as shown in FIG. 3.

[0045] In some embodiments of the invention, the first and/or second clock signals CLK1, CLK2 may be independently input into each of the C units CCUs of the second scan driver 320, and at least one of the respective scan signals, e.g., at least one of the n th and the $n+1$ th scan signals, may be independently input into the respective S units SCUs of the second scan driver 320.

[0046] The output line from each of the C units CCUs of the second scan driver 320 may include a predetermined capacitor C connected thereto, as shown in FIG. 3.

[0047] In embodiments of the invention, the scan signal output from the first scan driver 310 may be configured so that it can be input into the image displaying unit 100 through a separate line without passing through the second scan driver 320. That is, in embodiments of the in-

vention, e.g., the scan driving circuit 300 employing one or more aspects of the invention may be configured to supply only the output signal, e.g., emission control signal(s), of the second scan driver 320 to the image displaying unit 100.

[0048] In other embodiments of the invention, the scan driving circuit 300 may be configured to supply the output signal(s), e.g., emission control signal(s) and the scan signal, output from the first scan driver 310, to the image displaying unit 100. In such embodiments, the scan signal(s) output from the first scan driver 310 and the emission control signal(s) may be input to the image displaying unit 100 via the scan second driving circuit 320. Thus, in embodiments of the invention, the scan driving circuit 300 may simultaneously and/or substantially simultaneously supply the scan signal(s) and the emission control signal(s) to the image displaying unit 100.

[0049] FIG. 4 illustrates a circuit diagram of an exemplary embodiment of the S unit SCU of the first scan driver 310 of the exemplary scan driving circuit 300 shown in FIG. 3. FIG. 5 illustrates an exemplary timing diagram of exemplary signal waveforms that may be input to/output from the scan driving circuit shown in FIG. 3

[0050] Referring to FIGS. 4 and 5, one, some or all of the S units SCUs of the first scan driver 310 may carry out a precharge operation during a first period, e.g., a period when the input clock signals CLK1, CLK2 have different levels relative to one another, and may perform an evaluation during a second period, e.g., when the phase of the input clock signals are reversed relative to the first period. In embodiments of the invention, the second period may immediately follow the first period. In embodiments of the invention, the input clock signals CLK1, CLK2 may sequentially output a low level pulse based on intermediate time intervals during which the input clock signals CLK1, CLK2 may be overlapped at a high level.

[0051] More particularly, in some embodiments of the invention, during the precharge period, an output signal that may be output from the S unit SCU may have a high level, and during the evaluation period, a signal corresponding to the input received during the precharge period may be output.

[0052] In some embodiments of the invention, an evaluation period and/or a precharge period of the even numbered ones of the S units SCUs may correspond to a same amount of time as that of an evaluation period and/or a precharge period of the odd numbered ones of the S units SCUs, respectively.

[0053] An operation of an exemplary S unit SCU will be described in detail with reference to the circuit diagram of the exemplary first scan driver 310 shown in FIG. 4. The exemplary S unit SCU may be employed for one, some or all of the S units SCUs of the first scan driver 310 of the scan driving circuit 300.

[0054] In the following description of exemplary embodiments, a PMOS thin film transistor will be described as one example of the transistor provided in the S unit

SCU, but embodiments of the present invention are not limited thereto.

[0055] Referring to FIG. 4, the exemplary S unit SCU employable by the first scan driver 310 may include a first PMOS transistor M1, a second PMOS transistor M2, a third PMOS transistor M3, a fourth PMOS transistor M4, and a fifth PMOS transistor M5. The S unit SCU may also include a first capacitor C1.

[0056] The first PMOS transistor M1 may receive an initial input signal INPUT at a first terminal thereof, which may correspond to the input terminal IN of the S unit SCU. A gate terminal of the first PMOS transistor M1 may be connected to the first clock terminal CLKa.

[0057] A second PMOS transistor M2 may have a gate terminal thereof connected to a second terminal of the first PMOS transistor M1. A first terminal of the second PMOS transistor M2 may be connected to the second clock terminal CLKb. A second terminal of the second PMOS transistor M2 may be connected to the output terminal SOUT and may supply the respective scan signal to the respective scan line S1 to Sn.

[0058] The third PMOS transistor M3 may have a gate terminal thereof connected to the first clock terminal CLKa. A first terminal of the third PMOS transistor may be connected to a first node N1 of the S unit, and a second terminal of the third PMOS transistor may be connected to a second power supply VSS.

[0059] The fourth PMOS transistor M4 may have a gate terminal thereof connected to the second terminal of the first PMOS transistor M1. A first terminal of the fourth PMOS transistor M4 may be connected to the first clock terminal CLKa and a second terminal of the fourth PMOS transistor M4 may be connected to the first node N1 of the S unit SCU.

[0060] The fifth PMOS transistor M5 may have a gate terminal thereof connected to the first node N1 of the S unit SCU. A first terminal of the fifth PMOS transistor M5 may be connected to a first power supply VDD and a second terminal of the fifth PMOS transistor M5 may be connected to the output terminal SOUT.

[0061] The first capacitor C1 may have a first terminal thereof connected to the second terminal of the first PMOS transistor M1 and a second terminal thereof connected to the output terminal SOUT.

[0062] Referring to FIGS. 4 and 5, if the S unit SCU is an odd-numbered S unit of the first scan driver 310, then a first clock signal CLK1 may be supplied to the first clock terminal CLKa, and a second clock signal CLK2 may be supplied to the second clock terminal CLKb. If the S unit SCU is an even-numbered S unit of the first scan driver 310, then a second clock signal CLK2 may be supplied to the first clock terminal CLKa, and a first clock signal CLK1 may be supplied to the second clock terminal CLKb.

[0063] The second power supply VSS may be a negative power supply or may be a ground terminal. In the exemplary embodiment illustrated in FIG. 4, the second power supply VSS is a ground terminal, but is not limited

thereto.

[0064] Each of the S units SCUs may include a transfer portion, an inversion portion and a buffer portion. The transfer portion may include the first and second PMOS transistors M1, M2 and the first capacitor C1. The inversion portion may include the first, third and fourth PMOS transistors M1, M3, M4. The buffer portion may include the fifth PMOS transistor M5.

[0065] In some embodiments of the invention, a precharge period may correspond to a period during which the first clock signal (CLK1) is at a low level and the second clock signal (CLK2) is at a high level. In some embodiments of the invention, an evaluation period may correspond to a period during which the first clock signal (CLK1) is at a high level and the second clock signal (CLK2) is at a low level.

[0066] Thus, in some embodiments of the invention, during a precharge period, a respective one of the output signals, e.g., S1 to Sn, of the respective S unit may be a high level signal, and during an evaluation period, the respective one of the output signals, e.g., S1 to Sn, of the respective S unit may be a signal corresponding to the input received during the precharge period.

[0067] Referring to FIG. 4, in some embodiments of the invention, while a signal is input into each of the S units SCUs, the first and second clock signals CLK1, CLK2 may include at least one overlapping high level portion, i.e., when the first and second clock signals CLK1, CLK2 are high during a same period of time.

[0068] Accordingly, referring to FIGS. 3, 4 and 5, a pair of the first and second clock signals CLK1, CLK2 input into each of the n S units SCU1 to SCU_n may sequentially output a low level signal portion at a predetermined time interval. The respective low level signal portions may correspond to time periods between overlapping high level portions of the first and second clock signals CLK1, CLK2. Successive ones of the overlapping high level portions of the first and second clock signals CLK1, CLK2 may define a predetermined time interval between output signals of respective ones of the S units SCUs of the first scan driver 310. Such predetermined intermediate time intervals with overlapping high level portions of the first and second clock signals CLK1, CLK2 between successive ones of the first and second scan signals, e.g., S1 and S2, of the first and second ones of the S units SCU1, SCU2, may help ensure a margin for clock skew or delay.

[0069] Referring to FIG. 4 and FIG. 5, an exemplary operation of the exemplary S unit SCU will be described. In the following description, it will be assumed that the exemplary S unit SCU is an odd-numbered, e.g., first, S unit SCU of the first scan driver 310.

[0070] In embodiments of the invention, the first and third transistors M1 and M3 may be turned on (ON) during the precharge period, e.g., a period when the first clock signal CLK1 is input at a low level and the second clock signal CLK2 is input at a high level. Thus, a respective input signal INPUT may be transferred to the gate terminals of the second and fourth transistors M2 and M4 of

the respective S unit. If the input signal INPUT is a low level signal, then the second transistor M2 and the fourth transistor M4 may be turned on. If the second transistor M2 is turned on, the second clock signal CLK2, which may be a high during the precharge period, may be supplied to the output terminal SOUT, and if the fourth transistor M4 is turned on, the first clock signal CLK1, which may be a low level signal during the precharge period, may be supplied to the first node N1 of the S unit SCU. At the same time, the first clock signal CLK1, which may be a low level signal during the precharge period, may be supplied to the gate terminal of the third transistor M3, and thus, the second power supply voltage VSS, which may be a low level voltage, may be supplied to the gate terminal of the fifth transistor M5. Thus, as a result of the first clock signal CLK1, which may be a low level signal during the precharge period, supplied through the fourth transistor M4 and the low level voltage of the second voltage source VSS supplied through the third transistor M3, a low level voltage may be supplied to the gate terminal of the fifth transistor M5, and may thereby turn on the fifth transistor M5 during the precharge period. If the fifth transistor M5 is turned on, the first power supply voltage VDD, which may be a high level voltage, may be supplied to the output terminal SOUT. More particularly, during the precharge period, the output terminal SOUT may have a high level because of the first power supply voltage supplied through the fifth transistor M5 and/or the second clock signal CLK2, which may have a high level, during the precharge period.

[0071] Thus, in embodiments of the invention, the buffer unit, e.g., M5, of the S unit SCU may output a high level signal during the precharge period(s). More particularly, in embodiments of the invention, the buffer unit, e.g., M5, of the S unit SCU may output a high level signal during the precharge period(s) irrespective of whether the input signal INPUT was a low level or a high level signal. That is, during the precharge period when the first clock signal CLK1 having a low level is supplied to the first transistor M1 the first transistor M1 may be turned on and may supply the high level of the input signal INPUT to the second and fourth transistors M2, M4. Thus, in such cases, the second and fourth transistor M2, M4 may be turned off during the precharge period. However, the first clock signal CLK1 having a low level signal may be supplied to the gate terminal of the third transistor M3, and thus, the low level voltage of the second power supply VSS may be supplied to the fifth transistor M5, thereby enabling the fifth transistor to supply the high level of the first power supply voltage VDD to the output terminal SOUT.

[0072] Further, as discussed above, during the precharge period, an output voltage of the previous S unit SCU or the input signal INPUT may be stored in the first capacitor C1, and a low level voltage may be stored at the first node N1 of the S unit SCU.

[0073] Then, during the evaluation period, when the first clock signal CLK1 may have a high level, the first

transistor M1 may be turned off. When the first transistor M1 is turned off, the respective input signal INPUT may be interrupted, the third and fourth transistors M3 and M4 may be turned off, and the second transistor M2 may be turned on or off based on the voltage stored in the capacitor C1.

[0074] More particularly, if the signal input during the precharge period, i.e., the output voltage of the previous S unit SCU or the input signal INPUT, is at a high level, then a signal level precharged during the precharge period may be maintained by the first capacitor C1 and the first node N1, and the buffer unit, e.g., the fifth transistor M5, may output a high level. In such cases, the second transistor M2 may be turned off as a high voltage may be supplied to the gate of the second transistor M2 as a result of the voltage stored in the capacitor C1 when the high level signal was input during the precharge period, i.e., the output voltage of the previous S unit SCU or the input signal INPUT, which had a high voltage level was supplied.

[0075] On the other hand, in cases in which the signal input during the precharge period, i.e., the output voltage of the S unit SCU or the input signal INPUT is at a low voltage level, then the second transistor M2 may be turned on based on the low level signal stored in the first capacitor C1. In such cases, when the second transistor M2 of the transfer unit, e.g., M1 and M2, is turned on, the second clock signal CLK2 having a low level may be output through an output terminal SOUT.

[0076] In embodiments of the invention, operation of the S unit may be controlled such that, during the evaluation period, the respective S unit SCU outputs a low level signal if the signal input during the previous precharge period, i.e., the output signal SOUT of the previous S unit SCU or the initial input signal INPUT, was at a low level, and outputs a high-level signal if the signal input during the previous precharge period, i.e., the output signal SOUT of the previous S unit SCU or the initial input signal INPUT was at a high level.

[0077] As described above, in embodiments of the invention, as the input signal INPUT or the output signal SOUT of the previous S unit SCU is input to the respective S unit SCU, the first and second clock signals include at least one overlapping high level portion, as illustrated, e.g., in FIG. 5. As discussed more particularly below, these predetermined overlapping high level portion(s) of the first and second clock signal CLK1, CLK2 may be employed to control, e.g., a voltage stored in the capacitor C1 and/or an output voltage SOUT of the respective S unit SCU.

[0078] For example, if the S unit SCU has just undergone a precharge period prior to the first and second clock signals CLK1, CLK2 overlapping at a high level, i.e., predetermined overlapping high level portion, then the first and third transistors M1 and M3 that may be controlled by the first clock signal CLK1 may be turned off during a subsequent overlapping intermediate period of the first and second clock signals CLK1, CLK2. More

particularly, the first and third transistor M1 and M3 may be turned off because the first clock signal CLK1, having a high level during the overlapping intermediate period, may be supplied to the gate terminal thereof. Thus, a voltage stored in the first capacitor C1 may be maintained, and more particularly, a voltage corresponding to the output signal SOUT of the previous S unit SCU or the initial input signal INPUT may be maintained.

[0079] At other times when, e.g., the S unit SCU has undergone an evaluation period prior to the first and second clock signals CLK1, CLK2 overlapping at a high level, i.e., predetermined overlapping high level portion, then the first and third transistors M1 and M3 may remain turned off because the first clock signal CLK1, having a high level during the overlapping intermediate period, may be supplied to the gate terminal thereof. Further, during such an overlapping intermediate period of the first and second clock signals CLK1, CLK2 after an evaluation period, an operation state of the second transistor M2 may be maintained.

[0080] More particularly, after an evaluation period during which a voltage corresponding to the output signal SOUT of the previous S unit SCU or the initial input signal INPUT had a high level, the second transistor M2 may be maintained in an off state because a voltage at the gate terminal of the second transistor M2 may be at a high level. Thus, the low level of the second clock signal CLK2 may not be supplied to the output terminal SOUT, and a high-level output may be maintained by the buffer unit, e.g., M5.

[0081] More particularly, after an evaluation period during which a voltage corresponding to the output signal SOUT of the previous S unit SCU or the initial input signal INPUT had a low level, the second transistor may be maintained in an on state because a voltage at the gate terminal of the second transistor M2 may be at a low level, and may be floating, as a result of the voltage signal stored in the capacitor C1. Therefore, the second transistor M2 may remain turned on, and may supply a low level signal to the output terminal SOUT while the second clock signal CLK2 has a low level, and may then change to a high level signal when the second clock signal CLK2 changes to a high level and the first clock signal CLK1 changes to a low level, e.g., for a subsequent precharge operation or a subsequent overlapping high level period of the clock signals CLK1, CLK2. Thus, after an evaluation operation, depending on the voltage stored in the capacitor C1, the output terminal SOUT may correspond to a level of the second clock signal CLK2 if the second transistor M2 is in an on state, e.g., in the exemplary embodiment illustrated in FIGS. 4 and 5, the second clock signal CLK2 has a low level during the evaluation period and thus, if the second transistor M2 is on, the output signal SOUT of the respective S unit may be a low level until one or both of the first and second clock signals CLK1, CLK2 is/are changed,

[0082] As described above, a time interval between output pulses of the subsequently operated S units SCUs

may be reduced by reducing a high level overlapping period(s) of the first and second clock signals CLK1, CLK2. As discussed above, in embodiments of the invention if the previous operation was a precharge operation, then during the subsequent overlapping high level period, the output of the respective S unit SCU during the precharge operation may be maintained. In such embodiments, if the previous operation was an evaluation operation, then during the subsequent overlapping high level period, the output of the respective S unit SCU may be a high level signal.

[0083] Referring to FIG. 5, an input signal INPUT input into the first S unit SCU of the first scan driver may include a period when an initial precharge is carried out twice. Therefore a low level scan signal may be continuously supplied twice to each of the scan lines or each of the C units CCUS of the second scan driver 320. For example, referring to FIG. 5, for the first scan line S1, a low level scan signal may be supplied during first and third time periods T1, T3, for the second scan line S2, a low level scan signal may be supplied during second and fourth time periods T2, T4, and for the third scan line S3, a low level scan signal may be supplied during third and fifth time periods T3, T5.

[0084] FIG. 6 illustrates a circuit diagram of a first example of a C unit (CCU) of the second scan driver 320 of the scan driving circuit 300 shown in FIG. 3.

[0085] More particularly, in the following description, the exemplary circuit diagram of a C unit CCU may be described as being a first C unit CCU of the second scan driver 320. The first and/or second clock signal CLK1, CLK2, and scan signals S1, S2 output from the first and second S units SCUs of the first scan driver 310 may be input into the first C unit CCU of the second scan driver 320.

[0086] Referring to FIGS. 5 and 6, the C unit CCU of the second scan driver 320 may include a plurality of switching elements SW1 to SW8, a first node N1, an output terminal N2 that may correspond to the output terminal COUT of the C unit CCU, a third node N3, first and second capacitors C1, C2, and a fourth node N4.

[0087] The first to fourth switching elements SW1 to SW4 may be, e.g., PMOS transistors. Each of the first and third switching elements SW1, SW3 may be realized by, e.g., a transistor having a transmission gate structure realized by connecting two transistors, and therefore may include one source, one drain, a first gate and a second gate. The second and fourth switching elements SW2, SW4 may be realized by one transistor.

[0088] The first switching element SW1 may be connected between a first power supply VDD and the output terminal N2. The second switching element SW2 may be connected between the output terminal N2 and a second power supply VSS. The first capacitor C1 may have a first terminal connected to the output terminal N2 and a second terminal connected to the first node N1. The first node N1 may be connected to a gate electrode of the second switching element SW2.

[0089] The third switching element SW3 may have a first terminal, e.g., the source terminal, connected to the output terminal N2 and a second terminal, e.g., the drain terminal, connected to the first node N1, a first gate electrode connected to a first gate terminal of the first switching element SW1, and a second gate electrode connected to a second gate terminal of the first switching element SW1.

[0090] A first terminal, e.g., the source of the first switching element SW1 may be connected to the first power supply VDD, and a second terminal, e.g., the drain of the first switching element SW1 may be connected to the output terminal N2. A first scan signal S1 output from the first scan driver 310 may be transferred to the first gate electrode of the first and second switching elements SW1, SW3, and a second scan signal S2 output from the first scan driver 310 may be transferred to the second gate electrode of the first and second switching elements SW1, SW3. This first switching element SW1 may form a first path for supplying a first voltage into the output terminal N2 depending on the first or second scan signal S1 or S2.

[0091] The third switching element SW3 may supply the first power supply VDD, supplied via the first switching element SW1, to the first node N1 depending on the first or second scan signal S1 or S2. The third switching element SW3 may be turned on by a low level of the first or second scan signal S1 or S2 to make an identical or substantially identical voltage between a gate and a source of the second switching element SW2, and therefore the third switching element SW3 may function to interrupt a second path that may be formed by the second switching element SW2.

[0092] The gate of the second switching element SW2 may be connected to the first node N1, a source thereof may be connected to the output terminal N2, and a drain thereof may be connected to the second power supply VSS. This second switching element SW2 may form the second path for supplying the second power supply VSS to the output terminal N2 depending on a voltage of the first node N1, i.e., at the gate thereof. The first power supply VDD may have a higher voltage level than that of the second power supply VSS.

[0093] The fourth switching element SW4 may include a first terminal, e.g., a source terminal, connected to the first node N1 and a second terminal, e.g., a drain terminal, connected to the second power supply VSS and may have a gate electrode connected to the fourth node N4, i.e., an output terminal of a conversion unit. The first power supply VDD may have a higher voltage level than that of the second power supply VSS.

[0094] The conversion unit may include the fifth through eighth switching elements SW5, SW6, SW7, SW8, the second capacitor C2, the third node N3, and the fourth node N4.

[0095] The fifth switching element may have a first terminal, e.g., a source terminal, connected to the first power supply VDD, a second terminal, e.g., a drain terminal,

connected to the third node N3, and a gate terminal connected to the first scan signal S1. The sixth switching element SW6 may have a first terminal, e.g., a source terminal, connected to the third node N3 and a second terminal, e.g., a drain terminal, and a gate terminal connected to the second scan signal S2.

[0096] The seventh switching element SW7 may have a first terminal, e.g., a source terminal, connected to the fourth node N4, i.e., the conversion unit output terminal, a second terminal, e.g., a drain terminal, connected to the second clock signal CLK2, and a gate terminal connected to the third node N3.

[0097] The eighth switching element SW8 may include a first terminal, e.g., a source terminal, connected to the first power supply VDD, a second terminal, e.g., a drain terminal, connected to the fourth node N4, and a gate terminal connected to the second scan signal S2.

[0098] The second capacitor C2 may be connected between the third node N3 and the fourth node N4, i.e., the conversion unit output terminal.

[0099] In the example illustrated, which corresponds to the first C unit CCU of the second scan driver 320 illustrated in FIG. 3, certain connections, e.g., connections to the first and second scan signals S1, S2 and/or the first and second clock signals CLK1, CLK2, correspond to the exemplary first C unit CCU of the second scan driver 320. Persons of ordinary skill in the art would appreciate how the exemplary first C unit CCU illustrated in FIG. 5 may be applied to and/or employed by other C units CCUs of the exemplary second scan unit 320. More particularly, in the example of a first C unit CCU illustrated in FIG. 6, the gate electrode of the fifth switching element SW5 is connected to an input of the C unit CCU through which it may receive the first scan signal S1 from the respective S unit(s) SCUs of the first scan driver 310, and gate electrodes of the sixth switching element SW6 and the eighth switching element SW8 are connected to an input line of the C unit CCU through which they may receive the second scan signal S2 from the respective S unit(s) SCUs of the first scan driver 310.

[0100] Further, the fourth switching element SW4 may be controlled by a voltage state of the output signal of the conversion unit supplied to the fourth terminal N4 thereof.

[0101] As discussed above, the first terminal of the first capacitor C1 may be connected to the output terminal N2 and the second terminal thereof may be connected to the first node N1. The first capacitor C1 may function to store a voltage between the gate and the source terminals of the second switching element SW2 depending on a switching operation of the fourth switching element SW4, and may switch the second switching element SW2 depending on a voltage between the gate and the source of the second switching element SW2. The first capacitor C1 may continuously maintain the second path by maintaining a turn-on state (ON) of the second switching element SW2 depending on a switching operation of the fourth switching element SW4.

[0102] An exemplary operation of the exemplary C unit CCU of the second scan driver 320 will be described below in conjunction with FIGS. 5 and 6.

[0103] The first switching element SW1 and the third switching element SW3 may remain in a turned-on state (ON) during the first and third periods T1, T3 during which the first scan signal S1 is input at a low level and the second scan signal S2 is input at a high level, and may remain in a turned-on state (ON) during the second and fourth periods T2, T4 during which the first scan signal S1 is input at a high level and the second scan signal S2 is input at a low level. During the first, second, third and fourth periods T1, T2, T3, T4, the fourth switching element (SW4) may remain turned off because the voltage at the fourth node N4, i.e., at the output of the conversion unit may be a high level during the first, second, third and fourth periods T1, T2, T3, T4.

[0104] Accordingly, the first power supply VDD may be supplied to the output terminal N2 through the first switching element SW1, and then supplied to the first node N1 through the first switching element SW1 and the third switching element SW3. Accordingly, a voltage level of the first power supply VDD may be output to the output terminal N2 during the first, second, third and fourth periods T1, T2, T3, T4.

[0105] If the first power supply VDD is transferred respectively to the source and the gate of the second switching element SW2 by the third switching element SW3, and a voltage difference between the gate and the source of the second switching element SW2 becomes "0", then a path between the source and the drain of the second switching element SW2, a static current does not flow to the second power supply VSS through the output terminal N2 and the second switching element SW2.

[0106] Accordingly, power consumption may be reduced by interrupting a static current path by making a voltage level difference between the gate and the source of the second switching element SW2 be "0" using the third switching element SW3 during the period when the first voltage level of the first power supply VDD is output from the output terminal N2.

[0107] The fourth node N4, i.e., the output of the conversion unit may be maintained at a high level during the periods T' when the first scan signal S1 and the second scan signal S2 are overlapped at a high level. Therefore, even when the first, third and fourth switching elements SW1, SW3, SW4 are turned off, the output of the previous period may be maintained and the voltage level of the first power supply VDD may be output to the output terminal N2.

[0108] Subsequently, the first and third switching elements SW1, SW3 may be turned off, and the fourth switching element SW4 may be turned on because the conversion unit may output at a low level during a fifth period T5 when the first and second scan signals S1, S2 are applied at a high level, and the second clock signal CLK2 has a low level and is applied to the fourth node N4 via the seventh switching transistor S7.

[0109] A voltage greater than the absolute value $|V_{th}|$ of the threshold voltage of the second switching element SW2 may then be applied between the second terminal and the first terminal of the first capacitor C1, namely between the source and the gate of the second switching element SW2 because a voltage of the first node N1 may be reduced as the fourth switching element SW4 is turned on. The second switching element SW2 may then be turned on when the second power supply voltage VSS is applied to the gate thereof.

[0110] Subsequently, as the voltage of the first node N1 may further be reduced, if the voltage between the source and the gate of the fourth switching element SW4 has a value less than the absolute value of the threshold voltage of the fourth switching element SW4, then the fourth switching element SW4 may be turned off.

[0111] If the fourth switching element SW4 is turned off, then the first terminal of the capacitor C1 may be floated, and therefore the voltage stored in the first capacitor C1 may be maintained. Accordingly, the voltage stored between the second terminal and the first terminal of the first capacitor C1 may completely drop to the voltage of the second power supply VSS, and may maintain the second switching element SW2 in a turned-on state so that a voltage of the output terminal N2 may reach a voltage level of the second power supply VSS because the voltage stored between the second terminal and the first terminal of the first capacitor C1 may maintain a voltage greater than the absolute value of the threshold voltage of the second switching element SW2.

[0112] That is to say, the C unit CCU of the second scan driving circuit 320 according to one example of the present invention may reduce a current leakage by interrupting a static current path of the second switching element SW2 during the period when a voltage level of the first power supply VDD is output using the third switching element SW3, and also outputs a voltage level of the second power supply VSS making, e.g., a full drop by maintaining a turned-on state of the second switching element SW2 using the first capacitor C1.

[0113] As a result, the C unit CCU of the second scan driver 320 may output the voltage level of the first power supply VDD and the voltage level of the second power supply VSS, which may make a full voltage swing, and also reduce an amount of power consumption by reducing current leakage from a static current of the PMOS transistor.

[0114] Also, an emission control signal output through the C unit CCU of the second scan driving circuit may make a full or substantially full voltage swing between the voltage level of the first power supply and the voltage level of the second power supply, and therefore the image displaying unit 100 may more efficiently operate after it receives the emission control signal.

[0115] FIG. 7A to FIG. 7E illustrate circuit diagrams of second to sixth examples of a second scan driver employable by, e.g., the scan driving circuit 300 shown in FIG. 3.

[0116] The same reference numerals used for describing elements of the exemplary C unit illustrated in FIG. 6 are used for similar elements in the following description of the second through sixth examples, and only differences between the respective exemplary embodiment(s) will be described below.

[0117] Each of the examples as shown in FIG. 7 has the same operation and configuration as those of the exemplary C unit of the second scan driver 320 shown in FIG. 6, except that a signal input into the conversion unit thereof is different.

[0118] As discussed above, the conversion unit may include the fifth switching element SW5 connected between the first power supply VDD and the third node N3, the sixth switching element SW6 connected between the third node N3 and a first input terminal, the seventh switching element SW7 connected between the fourth node N4, i.e., the conversion unit output terminal and a second input terminal and having a gate electrode connected to the third node N3, the eighth switching element SW8 connected between the first power supply VDD and the conversion unit output terminal N4, and the second capacitor C2 connected between the third node N3 and the conversion unit output terminal N4.

[0119] In the second example illustrated in FIG. 7A, a gate electrode of the sixth switching element SW6 and a gate electrode of the eighth switching element SW8 are connected to an input line of the first clock signal CLK1 instead of an input line of the second scan signal S2 as in the first exemplary embodiment illustrated in FIG. 6.

[0120] In the third example in FIG. 7B, a gate electrode of the sixth switching element SW6 may be connected to an input line of the second scan signal S2, and a gate electrode of the eighth switching element SW8 may be connected to an input line of the first clock signal CLK1.

[0121] In the fourth example illustrated in FIG. 7C, gate electrodes of the sixth switching element SW6 and the eighth switching element SW8 may be connected to an input line of the first clock signal CLK1, and the first clock signal CLK1 instead of the second scan signal S2 may be input into the first input terminal.

[0122] It is the fifth example illustrated in FIG. 7D, a gate electrode of the sixth switching element SW6 is connected to an input line of the first clock signal CLK1, a gate electrode of the eighth switching element SW8 may be connected to an input line of the second scan signal S2, and the first clock signal CLK1 may be input into the first input terminal.

[0123] Also, the eighth switching element SW8 may be omitted, as in the case of the example illustrated in FIG. 7E. In some examples, various signals may be input into the gate electrode of the sixth switching element, the first input terminal and the second input terminal, as described above.

[0124] As described above, a scan driving circuit according to one or more aspects of the present invention may be advantageous in that it may minimize an amount

of power consumption because it may compensate for a non-uniform luminance by compensating for a threshold voltage of a transistor, may generate an emission control signal by the scan signal, may include the second scan driver having a low power consumption, and may remove a path through which a static current may flow.

[0125] Exemplary embodiments of the present invention have been disclosed herein, and although specific terms are employed, they are used and are to be interpreted in a generic and descriptive sense only and not for purpose of limitation. Accordingly, it will be understood by those of ordinary skill in the art that various changes in form and details may be made without departing from the scope of the present invention as set forth in the following claims.

Claims

1. A scan driving circuit (300), comprising:

a first scan driver (310) including a plurality of first units (SCU1, SCU2, SCU3, SCU4), the first units (SCU1, SCU2, SCU3, SCU4) being adapted to receive an input signal (INPUT) or an output voltage (SOUT1, SOUT2, SOUT3, SOUT4) of its previous first unit (SCU1, SCU2, SCU3) and first and second clock signals (CLKa, CLKb) and to output a scan signal; and
 a emission control driver (320) having a plurality of second units (CCU1, CCU2, CCU3), the second units (CCU1, CCU2, CCU3) being adapted to receive a plurality of scan signals (S1, S2, S3) output from respective ones of the first units (SCU1, SCU2, SCU3) and of the previous first unit (SCU1, SCU2, SCU3) of the respective first unit (SCU1, SCU2, SCU3), to receive the first and second clock signals (CLKa, CLKb), and to output an emission control signal (E1, E2, E3), **characterised in that** each of the first units comprises:

a first transistor (M1) including a first terminal connected to an input terminal (IN), a gate terminal connected to a first clock terminal (CLK1), and a second terminal;

a second transistor (M2) including a gate terminal connected to the second terminal of the first transistor (M1), a first terminal connected to a second clock terminal (CLK2), and a second terminal connected to an output terminal (SOUT);

a third transistor (M3) including a gate terminal connected to the first clock terminal (CLK1), a first terminal connected to a first node (N1), and a second terminal connected to a first power supply (VSS);

a fourth transistor (M4) including a gate ter-

minal connected to the second terminal of the first transistor, a first terminal connected to the first clock terminal (CLK1), and a second terminal connected to the first node (N1); and

a fifth transistor (M5) including a gate terminal connected to the first node (N1), a first terminal connected to a second power supply (VDD), and a second terminal connected to the output terminal (SOUT).

2. The scan driving circuit (300) as claimed in claim 1, wherein the first units further comprise a first capacitor (C1) connected between the second terminal of the first transistor (M1) and the output terminal (SOUT).

3. The scan driving circuit (300) according to one of the claims 1 or 2, wherein each of the first, second, third, fourth and fifth transistors (M1, M2, M3, M4, M5) is a P-type transistor.

4. The scan driving circuit according to one of the preceding claims, wherein the first clock terminal of each of the first units is configured to receive one of a first clock signal and a second clock signal, and the second clock terminal of each of the first units is configured to receive the other of the first clock signal and the second clock signal.

5. The scan driving circuit as claimed in claim 4, wherein the first clock signal is supplied to the first clock terminal of odd-numbered first units (SCU1, SCU3) of the first scan driver (310), and the second clock signal is supplied to the second clock terminal of the odd-numbered first units (SCU1, SCU3) of the first scan driver (310).

6. The scan driving circuit as claimed in one of the claims 4 or 5, wherein the second clock signal is supplied to the first clock terminal of even-numbered first units (SCU2, SCU4) of the first scan driver (310), and the first clock signal is supplied to the second clock terminal of the even-numbered first units (SCU2, SCU4) of the first scan driver (310).

7. The scan driving circuit according to one of the claims 4 through 6, wherein a precharge is carried out during a period when the first clock signal is input at a low level and the second clock signal is input at a high level, and an evaluation is carried out during a period when the first clock signal is input at a high level and the second clock signal is input at a low level.

8. The scan driving circuit according to one of the claims 4 through 7, wherein the first clock signal and the second clock signal have a reversed phase relationship, and overlap each other at a high level such that

the first and second clock signals are high level signals during at least one predetermined period of time.

9. The scan driving circuit as claimed in claim 8, wherein: 5

during the precharge period, a high level is output from the first respective first unit, and during the evaluation period, a level of a signal corresponding to the input received during the precharge period is output from the respective first unit, 10

when the first and second clock signals are overlapped at a high level, a previous output is maintained if the overlapping high level period of the first and second clock signals followed a precharge period, and 15

when the first and second clock signals are overlapped at a high level, a high level is output if the overlapping high level period of the first and second clock signals followed an evaluation period. 20

10. A light emitting display, comprising: 25

a pixel unit including a plurality of pixels connected with respective ones of signal lines, data lines and emission signal lines;

a data driving circuit supplying a respective data signal into the data lines; and 30

a scan driving circuit according to one of the preceding claims. 35

Patentansprüche

1. Abtasttreiberschaltung (300), umfassend:

einen ersten Abtasttreiber (310), der eine Mehrzahl erster Einheiten (SCU1, SCU2, SCU3, SCU4) beinhaltet, wobei die ersten Einheiten (SCU1, SCU2, SCU3, SCU4) angepasst sind, ein Eingangssignal (INPUT) oder eine Ausgangsspannung (SOUT1, SOUT2, SOUT3, SOUT4) ihrer vorherigen ersten Einheit (SCU1, SCU2, SCU3) sowie ein erstes und ein zweites Taktsignal (CLKa, CLKb) zu empfangen und ein Abtastsignal auszugeben; und 40

einen Sendesteuerungstreiber (320) mit einer Mehrzahl zweiter Einheiten (CCU1, CCU2, CCU3), wobei die zweiten Einheiten (CCU1, CCU2, CCU3) angepasst sind, eine Mehrzahl von Abtastsignalen (S1, S2, S3), die von jeweiligen der ersten Einheiten (SCU1, SCU2, SCU3) und der vorherigen ersten Einheit (SCU1, SCU2, SCU3) der jeweiligen ersten Einheit (SCU1, SCU2, SCU3) ausgegeben wurden, zu 45

empfangen, das erste und das zweite Taktsignal (CLKa, CLKb) zu empfangen und ein Sendesteuerungssignal (E1, E2, E3) auszugeben, **dadurch gekennzeichnet, dass** jede der ersten Einheiten Folgendes umfasst:

einen ersten Transistor (M1), der einen mit einem Eingangsanschluss (IN) verbundenen ersten Anschluss, einen mit einem ersten Taktanschluss (CLK1) verbundenen Gateanschluss und einen zweiten Anschluss beinhaltet;

einen zweiten Transistor (M2), der einen mit dem zweiten Anschluss des ersten Transistors (M1) verbundenen Gateanschluss, einen mit einem zweiten Taktanschluss (CLK2) verbundenen ersten Anschluss und einen mit einem Ausgangsanschluss (SOUT) verbundenen zweiten Anschluss beinhaltet;

einen dritten Transistor (M3), der einen mit dem ersten Taktanschluss (CLK1) verbundenen Gateanschluss, einen mit einem ersten Knoten (N1) verbundenen ersten Anschluss und einen mit einer ersten Energieversorgung (VSS) verbundenen zweiten Anschluss beinhaltet;

einen vierten Transistor (M4), der einen mit dem zweiten Anschluss des ersten Transistors verbundenen Gateanschluss, einen mit dem ersten Taktanschluss (CLK1) verbundenen ersten Anschluss und einen mit dem ersten Knoten (N1) verbundenen zweiten Anschluss beinhaltet; und 35

einen fünften Transistor (M5), der einen mit dem ersten Knoten (N1) verbundenen Gateanschluss, einen mit einer zweiten Energieversorgung (VDD) verbundenen ersten Anschluss und einen mit dem Ausgangsanschluss (SOUT) verbundenen zweiten Anschluss beinhaltet. 40

2. Abtasttreiberschaltung (300) nach Anspruch 1, wobei die ersten Einheiten ferner einen ersten Kondensator (C1) umfassen, der zwischen den zweiten Anschluss des ersten Transistors (M1) und den Ausgangsanschluss (SOUT) geschaltet ist. 45

3. Abtasttreiberschaltung (300) nach einem der Ansprüche 1 oder 2, wobei jeder der ersten, zweiten, dritten, vierten und fünften Transistoren (M1, M2, M3, M4, M5) ein P-Transistor ist. 50

4. Abtasttreiberschaltung nach einem der vorangehenden Ansprüche, wobei der erste Taktanschluss jeder der ersten Einheiten gestaltet ist, eines von einem ersten Taktsignal und einem zweiten Taktsignal zu empfangen, und wobei der zweite Taktanschluss je- 55

der der ersten Einheiten gestaltet ist, das andere vom ersten Taktsignal und zweiten Taktsignal zu empfangen.

5. Abtasttreiberschaltung nach Anspruch 4, wobei das erste Taktsignal dem ersten Taktanschluss ungeradzahligter erster Einheiten (SCU1, SCU3) des ersten Abtasttreibers (310) bereitgestellt wird und das zweite Taktsignal dem zweiten Taktanschluss der ungeradzahligen ersten Einheiten (SCU1, SCU3) des ersten Abtasttreibers (310) bereitgestellt wird.
6. Abtasttreiberschaltung nach einem der Ansprüche 4 oder 5, wobei das zweite Taktsignal dem ersten Taktanschluss geradzahligter erster Einheiten (SCU2, SCU4) des ersten Abtasttreibers (310) bereitgestellt wird und das erste Taktsignal dem zweiten Taktanschluss der geradzahligen ersten Einheiten (SCU2, SCU4) des ersten Abtasttreibers (310) bereitgestellt wird.
7. Abtasttreiberschaltung nach einem der Ansprüche 4 bis 6, wobei während eines Zeitraums, in dem das erste Taktsignal auf einem niedrigen Pegel eingegeben wird und das zweite Taktsignal auf einem hohen Pegel eingegeben wird, eine Vorladung ausgeführt wird und während eines Zeitraums, in dem das erste Taktsignal auf einem hohen Pegel eingegeben wird und das zweite Taktsignal auf einem niedrigen Pegel eingegeben wird, eine Bewertung ausgeführt wird.
8. Abtasttreiberschaltung nach einem der Ansprüche 4 bis 7, wobei das erste Taktsignal und das zweite Taktsignal ein umgekehrtes Phasenverhältnis aufweisen und einander auf einem hohen Pegel überlappen, sodass das erste und das zweite Taktsignal während zumindest eines vorbestimmten Zeitraums Hochpegelsignale sind.
9. Abtasttreiberschaltung nach Anspruch 8, wobei:
- während des Vorladezeitraums ein hoher Pegel von der ersten jeweiligen ersten Einheit ausgegeben wird und während des Bewertungszeitraums ein Pegel eines Signals, das dem während des Vorladezeitraums empfangenen Eingang entspricht, von der jeweiligen ersten Einheit ausgegeben wird,
- wenn sich das erste und das zweite Taktsignal auf einem hohen Pegel überlappen, ein vorheriger Ausgang aufrechterhalten wird, sofern der Hochpegel-Überlappungszeitraum des ersten und des zweiten Taktsignals auf einen Vorladezeitraum gefolgt ist, und
- wenn sich das erste und das zweite Taktsignal auf einem hohen Pegel überlappen, ein hoher Pegel ausgegeben wird, sofern der Hochpegel-

Überlappungszeitraum des ersten und zweiten Taktsignals auf einen Bewertungszeitraum gefolgt ist.

10. Lichtemittierende Anzeige, umfassend:

eine Pixeleinheit, die eine Mehrzahl von Pixeln beinhaltet, die mit entsprechenden Signalzeilen, Datenzeilen bzw. Sendesignalzeilen verbunden sind;

eine Datentreiberschaltung, die den Datenzeilen ein entsprechendes Datensignal bereitstellt;

eine Abtasttreiberschaltung nach einem der vorangehenden Ansprüche.

Revendications

1. Circuit de pilotage de balayage (300), comprenant :

un premier pilote de balayage (310) comportant une pluralité de premières unités (SCU1, SCU2, SCU3, SCU4), les premières unités (SCU1, SCU2, SCU3, SCU4) étant adaptées pour recevoir un signal d'entrée (INPUT) ou une tension de sortie (SOUT1, SOUT2, SOUT3, SOUT4) de la première unité précédente (SCU1, SCU2, SCU3) et des premier et deuxième signaux d'horloge (CLKa, CLKb) et pour délivrer en sortie un signal de balayage ; et

un pilote de commande d'émission (320) ayant une pluralité de deuxièmes unités (CCU1, CCU2, CCU3), les deuxièmes unités (CCU1, CCU2, CCU3) étant adaptées pour recevoir une pluralité de signaux de balayage (S1, S2, S3) délivrés en sortie à partir d'unités respectives des premières unités (SCU1, SCU2, SCU3) et de la première unité précédente (SCU1, SCU2, SCU3) de la première unité respective (SCU1, SCU2, SCU3), pour recevoir les premier et deuxième signaux d'horloge (CLKa, CLKb), et pour délivrer en sortie un signal de commande d'émission (E1, E2, E3),

caractérisé en ce que chacune des premières unités comprend :

un premier transistor (M1) comportant une première borne connectée à une borne d'entrée (IN), une borne de grille connectée à une première borne d'horloge (CLK1), et une deuxième borne ;

un deuxième transistor (M2) comportant une borne de grille connectée à la deuxième borne du premier transistor (M1), une première borne connectée à une deuxième borne d'horloge (CLK2), et une deuxième borne connectée à une borne de sortie (SOUT) ;

- un troisième transistor (M3) comportant une borne de grille connectée à la première borne d'horloge (CLK1), une première borne connectée à un premier noeud (N1), et une deuxième borne connectée à une première alimentation électrique (VSS) ;
 un quatrième transistor (M4) comportant une borne de grille connectée à la deuxième borne du premier transistor, une première borne connectée à la première borne d'horloge (CLK1), et une deuxième borne connectée au premier noeud (N1) ; et
 un cinquième transistor (M5) comportant une borne de grille connectée au premier noeud (N1), une première borne connectée à une deuxième alimentation électrique (VDD), et une deuxième borne connectée à la borne de sortie (SOUT).
2. Circuit de pilotage de balayage (300) tel que revendiqué dans la revendication 1, dans lequel les premières unités comprennent en outre un premier condensateur (C1) connecté entre la deuxième borne du premier transistor (M1) et la borne de sortie (SOUT).
 3. Circuit de pilotage de balayage (300) selon l'une des revendications 1 et 2, dans lequel chacun des premier, deuxième, troisième, quatrième et cinquième transistors (M1, M2, M3, M4, M5) est un transistor de type P.
 4. Circuit de pilotage de balayage selon l'une des revendications précédentes, dans lequel la première borne d'horloge de chacune des premières unités est configurée pour recevoir l'un d'un premier signal d'horloge et d'un deuxième signal d'horloge, et la deuxième borne d'horloge de chacune des premières unités est configurée pour recevoir l'autre du premier signal d'horloge et du deuxième signal d'horloge.
 5. Circuit de pilotage de balayage tel que revendiqué dans la revendication 4, dans lequel le premier signal d'horloge est fourni à la première borne d'horloge de premières unités impaires (SCU1, SCU3) du premier pilote de balayage (310) et le deuxième signal d'horloge est fourni à la deuxième borne d'horloge des premières unités impaires (SCU1, SCU3) du premier pilote de balayage (310).
 6. Circuit de pilotage de balayage tel que revendiqué dans l'une des revendications 4 et 5, dans lequel le deuxième signal d'horloge est fourni à la première borne d'horloge de premières unités paires (SCU2, SCU4) du premier pilote de balayage (310), et le premier signal d'horloge est fourni à la deuxième borne d'horloge des premières unités paires (SCU2, SCU4) du premier pilote de balayage (310).
 7. Circuit de pilotage de balayage selon l'une des revendications 4 à 6, dans lequel une précharge est effectuée pendant une période où le premier signal d'horloge est introduit à un niveau bas et le deuxième signal d'horloge est introduit à un niveau élevé, et une évaluation est effectuée pendant une période où le premier signal d'horloge est introduit à un niveau élevé et le deuxième signal d'horloge est introduit à un niveau bas.
 8. Circuit de pilotage de balayage selon l'une des revendications 4 à 7, dans lequel le premier signal d'horloge et le deuxième signal d'horloge ont une relation de phase inversée, et se chevauchent à un niveau élevé de sorte que les premier et deuxième signaux d'horloge soient des signaux de niveau élevé pendant au moins une durée prédéterminée.
 9. Circuit de pilotage de balayage tel que revendiqué dans la revendication 8, dans lequel :
 pendant la période de précharge, un niveau élevé est délivré en sortie à partir de la première unité respective, et pendant la période d'évaluation, un niveau d'un signal correspondant à l'entrée reçue pendant la période de précharge est délivré en sortie à partir de la première unité respective,
 lorsque les premier et deuxième signaux d'horloge se chevauchent à un niveau élevé, une sortie précédente est maintenue si la période de niveau élevé de chevauchement des premier et deuxième signaux d'horloge a suivi une période de précharge, et
 lorsque les premier et deuxième signaux d'horloge se chevauchent à un niveau élevé, un niveau élevé est délivré en sortie si la période de niveau élevé de chevauchement des premier et deuxième signaux d'horloge a suivi une période d'évaluation.
 10. Dispositif d'affichage électroluminescent, comprenant :
 une unité de pixels comportant une pluralité de pixels connectés à des lignes respectives parmi des lignes de signal, des lignes de données et des lignes de signal d'émission ;
 un circuit de pilotage de données fournissant un signal de données respectif dans les lignes de données ; et
 un circuit de pilotage de balayage selon l'une des revendications précédentes.

FIG. 1




FIG. 2




FIG. 3




FIG. 4




FIG. 5




FIG. 6




FIG. 7A




FIG. 7D





FIG. 7E



REFERENCES CITED IN THE DESCRIPTION

This list of references cited by the applicant is for the reader's convenience only. It does not form part of the European patent document. Even though great care has been taken in compiling the references, errors or omissions cannot be excluded and the EPO disclaims all liability in this regard.

Patent documents cited in the description

- EP 1610293 A2 [0008]
- US 20050285827 A1 [0009]
- EP 1764774 A2 [0010]
- US 6556646 B1 [0011]

专利名称(译)	扫描驱动电路和使用其的有机发光显示器		
公开(公告)号	EP1843317B1	公开(公告)日	2016-08-17
申请号	EP2007104096	申请日	2007-03-14
[标]申请(专利权)人(译)	三星斯笛爱股份有限公司		
申请(专利权)人(译)	三星SDI CO., LTD.		
当前申请(专利权)人(译)	三星DISPLAY CO., LTD.		
[标]发明人	SHIN DONG YONG LEGAL & IP TEAM SAMSUNG SDI CO LTD		
发明人	SHIN, DONG YONG LEGAL & IP TEAM, SAMSUNG SDI CO., LTD.,		
IPC分类号	G09G3/32 G11C19/18		
CPC分类号	G09G3/325 G09G3/20 G09G3/3266 G09G2300/0842 G09G2310/0286 G09G2330/021 G11C19/184		
优先权	1020060031636 2006-04-06 KR		
其他公开文献	EP1843317A1		
外部链接	Espacenet		

摘要(译)

扫描驱动电路包括：第一扫描驱动器，包括多个第一单元，第一单元接收输入信号或前一个第一单元的输出电压；第一和第二时钟信号，用于输出扫描信号；以及第二扫描驱动器，具有：多个第二单元，第二单元接收从各个第一单元输出的多个扫描信号，以及第一和第二时钟信号中的至少一个，并输出发射控制信号。

