



(11) **EP 1 970 884 A3**

(12) **EUROPEAN PATENT APPLICATION**

(88) Date of publication A3:
24.09.2008 Bulletin 2008/39

(51) Int Cl.:
G09G 3/32^(2006.01)

(43) Date of publication A2:
17.09.2008 Bulletin 2008/38

(21) Application number: **08010199.1**

(22) Date of filing: **04.09.2001**

(84) Designated Contracting States:
DE FI FR GB NL

(30) Priority: **04.09.2000 JP 2000267164**

(62) Document number(s) of the earlier application(s) in
accordance with Art. 76 EPC:
01121175.2 / 1 184 833

(71) Applicant: **SEMICONDUCTOR ENERGY
LABORATORY CO., LTD.
Atsugi-shi, Kanagawa-ken 243-0036 (JP)**

(72) Inventors:
• **Inukai, Kazutaka
Kanagawa-ken 243-0036 (JP)**
• **Osame, Mitsuki
Kanagawa-ken 243-0036 (JP)**
• **Iwabuchi, Tomoyuki
Kanagawa-ken 243-0036 (JP)**

(74) Representative: **Grünecker, Kinkeldey,
Stockmair & Schwanhäusser
Anwaltssozietät
Leopoldstrasse 4
80802 München (DE)**

(54) **Method of driving EL display device and EL display device**

(57) An EL display device comprising a plurality of pixels (404), the pixels comprising EL elements (407), a plurality of source signal lines, a source signal line drive circuit (601), a first gate signal line drive circuit (605), and a second gate signal line drive circuit, wherein the source signal line drive circuit is configured to output any one bit of digital video signal among n bit of digital video signals to each of the plurality of source signal lines in each of (n + m) display periods in one frame period, with n and m being natural numbers, wherein the digital video signals are input from the plurality of source signal lines by inputting a first gate signal, light emitting or non-light emitting of the EL elements is selected by the digital video signals, the EL elements do not emit light when a second gate signal is input in the plurality of pixels, wherein the plurality of pixels are disposed in a matrix form, wherein the first gate signal line drive circuit is configured to input the first gate signal to each row of the plurality of pixels in turn, wherein the second gate signal line drive circuit is configured to input the second gate signal to each row

of the plurality of pixels in turn, wherein the second gate signal line drive circuit is configured to input a second gate signal to a row of the plurality of pixels different from the p row to set the display period shorter than a period necessary to input the digital video signals to all the plurality of pixels while the first gate signal line drive circuit is configured to input the first gate signal to p row of the plurality of pixels, p being a natural number, in at least one display period of the (n + m) display periods, wherein n bit of digital video signals which the source signal line drive circuit inputs corresponds to ith n bit of digital video signals, with i being a natural number, n or less in k with k being a natural number, more than 2 or more and (n + m) or less display periods of the display periods (n + m), and wherein k display periods does not continue, and the digital video signals which the source signal line drive circuit output correspond to jth n bit of digital video signals, with j being different from i, and natural number, n or less, in a display period between the k display periods.

EP 1 970 884 A3

FIG. 1A





FIG. 1B





European Patent
Office

EUROPEAN SEARCH REPORT

Application Number
EP 08 01 0199

DOCUMENTS CONSIDERED TO BE RELEVANT			
Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claim	CLASSIFICATION OF THE APPLICATION (IPC)
Y	INUKAI ET AL.: "4.0 in. TFT-OLED Displays and a Novel Digital Driving Method" 2000 SID INTERNATIONAL SYMPOSIUM DIGEST OF TECHNICAL PAPERS, vol. 31, 16 May 2000 (2000-05-16), - 18 May 2000 (2000-05-18) pages 924-927, XP002196013 Long Beach, CA (US) * column 1, line 1 - column 7, line 8; figures 1-3,5,6 *	1-11	INV. G09G3/32
Y	US 6 040 819 A (SOMEYA JUN) 21 March 2000 (2000-03-21) * column 34, line 47 - column 36, line 3 * * column 1, line 5 - column 3, line 62; figures 6,7,9-12 *	1-11	
Y	JP 07 175439 A (FUJITSU GENERAL LTD) 14 July 1995 (1995-07-14) * abstract; figure 2 *	1-11	
Y	EP 0 831 449 A (PIONEER ELECTRONIC CORP [JP] PIONEER ELECTRONIC CORP) 25 March 1998 (1998-03-25) * column 5, line 39 - column 6, line 22; figure 8 *	1-11	TECHNICAL FIELDS SEARCHED (IPC) G09G
Y	EP 0 838 799 A (NIPPON ELECTRIC CO [JP]) 29 April 1998 (1998-04-29) * column 13, lines 15-39; figure 7 *	1-11	
Y	JP 10 171401 A (FUJITSU LTD) 26 June 1998 (1998-06-26) * abstract; figure 3 *	1-11	
		-/--	
The present search report has been drawn up for all claims			
Place of search Munich		Date of completion of the search 6 August 2008	Examiner Harke, Michael
CATEGORY OF CITED DOCUMENTS X : particularly relevant if taken alone Y : particularly relevant if combined with another document of the same category A : technological background O : non-written disclosure P : intermediate document T : theory or principle underlying the invention E : earlier patent document, but published on, or after the filing date D : document cited in the application L : document cited for other reasons & : member of the same patent family, corresponding document			

6

EPO FORM 1503 03/02 (P04C01)



European Patent
Office

EUROPEAN SEARCH REPORT

Application Number
EP 08 01 0199

DOCUMENTS CONSIDERED TO BE RELEVANT			
Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claim	CLASSIFICATION OF THE APPLICATION (IPC)
Y	US 5 969 710 A (DOHERTY DONALD B [US] ET AL) 19 October 1999 (1999-10-19) * column 3, line 14 - column 5, line 1; figure 3b *	1-11	
Y	US 5 767 828 A (MCKNIGHT DOUGLAS J [US]) 16 June 1998 (1998-06-16) * column 7, lines 42-55; figure 2b *	1-11	
Y	WO 94/09473 A (RANK BRIMAR LTD [GB]; BALDWIN JOHN LEWIS EDWIN [GB]; ECKERSLEY BRIAN []) 28 April 1994 (1994-04-28) * column 6, lines 47-53 * * column 7, lines 48-62; figure 6e *	1-11	
Y	EP 1 031 961 A (SEMICONDUCTOR ENERGY LAB [JP]) 30 August 2000 (2000-08-30) * paragraphs [0080] - [0127]; figures 13A-16C *	10,11	
Y	EP 1 003 151 A (SEMICONDUCTOR ENERGY LAB [JP]) 24 May 2000 (2000-05-24) * paragraphs [0072] - [0107]; figures 11a-12d *	10,11	
The present search report has been drawn up for all claims			TECHNICAL FIELDS SEARCHED (IPC)
Place of search		Date of completion of the search	Examiner
Munich		6 August 2008	Harke, Michael
CATEGORY OF CITED DOCUMENTS X : particularly relevant if taken alone Y : particularly relevant if combined with another document of the same category A : technological background O : non-written disclosure P : intermediate document T : theory or principle underlying the invention E : earlier patent document, but published on, or after the filing date D : document cited in the application L : document cited for other reasons & : member of the same patent family, corresponding document			

6

EPO FORM 1503 03/02 (P04C01)

**ANNEX TO THE EUROPEAN SEARCH REPORT
ON EUROPEAN PATENT APPLICATION NO.**

EP 08 01 0199

This annex lists the patent family members relating to the patent documents cited in the above-mentioned European search report.
The members are as contained in the European Patent Office EDP file on
The European Patent Office is in no way liable for these particulars which are merely given for the purpose of information.

06-08-2008

Patent document cited in search report		Publication date	Patent family member(s)	Publication date
US 6040819	A	21-03-2000	JP 3518949 B2 JP 9330058 A	12-04-2004 22-12-1997
JP 7175439	A	14-07-1995	JP 2903984 B2	14-06-1999
EP 0831449	A	25-03-1998	JP 10098662 A US 6008793 A	14-04-1998 28-12-1999
EP 0838799	A	29-04-1998	JP 2962245 B2 JP 10124001 A US 6052112 A	12-10-1999 15-05-1998 18-04-2000
JP 10171401	A	26-06-1998	NONE	
US 5969710	A	19-10-1999	NONE	
US 5767828	A	16-06-1998	US 5959598 A US 6243072 B1	28-09-1999 05-06-2001
WO 9409473	A	28-04-1994	AT 261168 T DE 69333436 D1 DE 69333436 T2 EP 0664917 A1 US 5986640 A	15-03-2004 08-04-2004 13-01-2005 02-08-1995 16-11-1999
EP 1031961	A	30-08-2000	US 7233342 B1	19-06-2007
EP 1003151	A	24-05-2000	US 6489952 B1	03-12-2002

专利名称(译)	驱动EL显示器件和EL显示器件的方法		
公开(公告)号	EP1970884A3	公开(公告)日	2008-09-24
申请号	EP2008010199	申请日	2001-09-04
[标]申请(专利权)人(译)	株式会社半导体能源研究所		
申请(专利权)人(译)	半导体能源研究所有限公司.		
当前申请(专利权)人(译)	半导体能源研究所有限公司.		
[标]发明人	INUKAI KAZUTAKA OSAME MITSUAKI IWABUCHI TOMOYUKI		
发明人	INUKAI, KAZUTAKA OSAME, MITSUAKI IWABUCHI, TOMOYUKI		
IPC分类号	G09G3/32 G09G3/30 G09F9/30 G09G3/20 H01L21/77 H01L21/84 H01L27/12 H01L27/32 H01L51/50 H05B33/14		
CPC分类号	G09G3/3266 G09G3/2022 G09G3/2033 G09G3/3275 G09G2300/0809 G09G2300/0842 G09G2310/0251 G09G2310/027 G09G2320/0247 G09G2320/0261 G09G2320/0266 H01L27/12 H01L27/1214		
优先权	2000267164 2000-09-04 JP		
其他公开文献	EP1970884A2		
外部链接	Espacenet		

摘要(译)

一种EL显示装置，包括多个像素（404），所述像素包括EL元件（407），多个源极信号线，源极信号线驱动电路（601），第一栅极信号线驱动电路（605），第二栅极信号线驱动电路，其中源极信号线驱动电路被配置为将n位数字视频信号中的任何一位数字视频信号输出到每个（n+m）的多个源极信号线中的每一个。）在一个帧周期中的显示周期，其中n和m是自然数，其中通过输入第一门信号从多个源信号线输入数字视频信号，选择EL元件的发光或不发光通过数字视频信号，当在多个像素中输入第二栅极信号时，EL元件不发光，其中多个像素以矩阵形式设置，其中第一栅极信号线驱动电路被配置为inp将第一栅极信号依次送到多个像素的每一行，其中第二栅极信号线驱动电路配置为输入第二栅极信号依次到多个像素的每一行，其中第二栅极信号线驱动电路被配置为将第二栅极信号输入到与p行不同的多个像素的行中，以将显示周期设置为短于将所述数字视频信号输入到所有所述多个像素所需的时段，同时所述第一栅极信号线驱动电路被配置为将所述第一栅极信号输入到所述多个像素中的p行，p为自然数，至少一个显示周期为（n+m）个显示周期，其中源信号线驱动电路输入的n位数字视频信号对应于第n位数字视频信号，其中i为自然数，n为k或者n为k是自然数，显示周期（n+m）的显示周期大于2或更多且（n+m）或更少，并且其中k个显示周期不继续，并且源信号线的数字视频信号驱动电路输出响应第j个n位数字视频信号，其中j与i不同，并且在k显示之间的显示周期内自然数n或更小周期。

FIG. 1A




FIG. 1B

