

(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property Organization
International Bureau



(43) International Publication Date
24 September 2009 (24.09.2009)

(10) International Publication Number
WO 2009/117090 A1

(51) International Patent Classification:
G09G 3/32 (2006.01) **G09G 3/20 (2006.01)**

(81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BR, BW, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IS, JP, KE, KG, KM, KN, KP, KR, KZ, LA, LC, LK, LR, LS, LT, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RS, RU, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.

(21) International Application Number:
PCT/US2009/001679

(22) International Filing Date:
17 March 2009 (17.03.2009)

(25) Filing Language:
English

(26) Publication Language:
English

(30) Priority Data:
2008-070550 19 March 2008 (19.03.2008) **JP**

(71) Applicant (for all designated States except US): **EASTMAN KODAK COMPANY [US/US]**; 343 State Street, Rochester, NY 14650 (US).

(72) Inventor; and

(75) Inventor/Applicant (for US only): **KAWABE, Kazuyoshi [JP/JP]**; Kdx Ochanomizu-bldg 2-9 Kanda-suru-gadai, Chiyoda-ku, 101-0062 (JP).

(74) Common Representative: **EASTMAN KODAK COMPANY**; 343 State Street, Rochester, NY 14650 (US).

(84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, SE, SI, SK, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

Published:

— with international search report (Art. 21(3))

(54) Title: OLED DISPLAY PANEL WITH PWM CONTROL




FIG. 4

(57) Abstract: A display panel which applies a PWM drive to a drive transistor (2) is provided. A drive transistor supplies current in accordance with its gate voltage, and the current is supplied to a light-emitting element (1) to illuminate the light emitting element. One end of a storage capacitor (6) is connected to the gate of the drive transistor, while the other end thereof is connected to a sweep line (12). A triangular wave which alternately repeats an up phase and a down phase is supplied to the sweep line in order to control an on period of the drive transistor in accordance with the gate voltage, to thereby control light emission of the light-emitting element.

OLED DISPLAY PANEL WITH PWM CONTROL

FIELD OF THE INVENTION

The present invention relates to a display panel having pixels arranged in a matrix.

5

BACKGROUND OF THE INVENTION

As organic EL displays are self-emissive, they exhibit high contrast and quick response, making them suitable for video applications such as televisions which display natural images and the like. In general, an organic EL element is driven by way of control elements such as transistors, in which multiple 10 tones are realized by driving transistors with a constant current according to data, or by driving transistors with a constant voltage so as to change the emission period.

In the case of driving transistors with a constant current, as they are used in a saturated region, variation in the characteristics of the transistors 15 such as thresholds and mobility causes variation in the current flowing through an organic EL element, which results in non-uniformity in display. As such, JP 2007-79599A discloses a method of reducing non-uniformity in display by digitally driving transistors in a linear region with a constant voltage.

However, according to the example disclosed in JP 2007-79599 20 A, in the drive transistor connected in series to the organic EL element, the gate terminal and the drain terminal thereof are diode-connected by a reset transistor, and even when the reset transistor is turned off, the gate potential of the drive transistor varies due to leakage current from the reset transistor. JP 2007-79599A discloses examples for addressing the problem of leakage current, including use of

an n-channel transistor as the reset transistor and introduction of LLD (Lightly Doped Drain) structure only to the reset transistor. However, these measures make the manufacturing process of transistors complicated, which makes cost reduction difficult.

5

SUMMARY OF THE INVENTION

A display panel according to an aspect of the present invention has pixels arranged in a matrix, each pixel including a drive transistor which supplies current in accordance with a gate voltage, a light-emitting element which emits light by current supplied from the drive transistor, and a storage capacitor having one end connected to the gate of the drive transistor and the other end connected to a sweep line. A triangular wave which alternately repeats an up phase and a down phase is supplied to the sweep line in order to control an on period of the drive transistor in accordance with the gate voltage to thereby control light emission of each pixel.

15

A display panel according to another aspect of the present invention has pixels arranged in a matrix, each pixel including: a coupling capacitor having one end connected to a data line; a selection transistor having one end connected to the other end of the coupling capacitor and a gate connected to a selection line; a drive transistor which has a gate connected to the other end of the selection transistor and supplies current in accordance with a gate voltage; a light-emitting element which is connected to the drain of the drive transistor and emits light by the current supplied from the drive transistor; a reset transistor having one end connected to a connecting point of the drive transistor and the light-emitting element, the other end connected to a connecting point of the coupling capacitor and the selection transistor, and a gate connected to a reset line;

and a storage capacitor having one end connected to a gate of the drive transistor and the other end connected to a sweep line. When the reset transistor and the selection transistor are turned on, the drive transistor is diode-connected so that current flows and a voltage corresponding to the characteristics of the drive 5 transistor is written into the coupling capacitor. Then, in a state that the reset transistor is turned off, the selection transistor is turned on and a voltage of the data line is written into the storage capacitor via the coupling capacitor, and a triangular wave which alternately repeats an up phase and a down phase is supplied to the sweep line in order to control an on period of the drive transistor in accordance with the gate voltage to thereby control light emission.

Further, preferably a light-emission control transistor is arranged between the connecting point of the drain of the drive transistor and the reset transistor, and the light-emitting element, and when the reset transistor is turned on, the light-emission control transistor is turned off.

According to the present invention, an emission period can be controlled, and also current can be controlled effectively according to image data. Further, as the drain of the reset transistor is connected to the gate of the drive transistor via the selection transistor, effects of leakage current from the reset transistor on the gate voltage of the drive transistor can be controlled.

20

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is a diagram showing the configuration of a pixel circuit;
FIG. 2 is a diagram showing states of respective lines when data are written;
FIG. 3 is a diagram illustrating sweeping;
25 FIG. 4 is a diagram showing circuits for applying a sweep pulse;

FIG. 5A is a diagram showing an example of timing to apply a sweep pulse;

FIG. 5B is a diagram showing another example of timing to apply a sweep pulse;

5 FIG. 6 is a diagram showing another example of circuits for applying a sweep pulse; and

FIG. 7 is a diagram showing the configuration of a display panel.

DETAILED DESCRIPTION OF THE INVENTION

Hereinafter, an embodiment of the present invention will be
10 described with reference to the drawings.

FIG. 1 shows an exemplary configuration of a pixel 15 in a display according to an embodiment. The pixel 15 includes an organic EL element 1, a drive transistor 2, a selection transistor 3, a reset transistor 4, a light-emission control transistor 5, a storage capacitor 6, and a coupling capacitor 15 7. It should be noted that a P-type thin film transistor is adopted for every transistor.

The drive transistor 2 is configured such that its source terminal is connected to a power source line 13 shared by all pixels, its drain terminal is connected to the source terminal of the light-emission control transistor 5 and to the source terminal of the reset transistor 4, and its gate terminal is connected to one end of the storage capacitor 6 and the source terminal of the selection transistor 3, the other end of the storage capacitor 6 being connected to a sweep line 12. The gate terminal of the selection transistor 3 is connected to a selection line 9, and the drain terminal thereof is connected to one end of the coupling capacitor 7 and the drain terminal of the reset transistor 4, the other end of the

coupling capacitor 7 being connected to a data line 8. The gate terminal of the reset transistor 4 is connected to a reset line 10. The gate terminal of the light-emission control transistor 5 is connected to a light-emission control line 11, and the drain terminal thereof is connected to the anode of the organic EL element 5. 1. The cathode of the organic EL element 1 is connected to a cathode electrode 14 shared by all pixels.

FIG. 2 shows signal waveforms to be input to the data line 8, the selection line 9, the reset line 10, and the light-emission control line 11, for driving the pixel 15. First, when a black level potential V_b is supplied to the data 10 line 8, the selection line 9 and the reset line 4 are turned into low levels, and the selection transistor 3 and the reset transistor 4 are turned on. Thereby, the gate terminal and the drain terminal of the drive transistor 2 are connected (diode-connected), so that a current flows through the organic EL element 1 via the light-emission control transistor 5. Then, when the light-emission control 15 line 11 is turned to a high level, the light-emission control transistor 5 is turned off. Thereby, the current flowing through the organic EL element flows into the coupling capacitor 7 via the reset transistor 4, and further into the storage capacitor 6 via the selection transistor 3 to thereby shift the gate potential of the drive transistor 2 to a direction in which the current does not flow (direction in 20 which the voltage increases). Thereby, the gate potential of the drive transistor 2 converges near a potential $V_{dd}-V_{th}$ which is lower than the power supply potential V_{dd} of the power source line 13 by a threshold potential V_{th} .

Then, when the reset line 10 is turned to a high level, the gate potential of the drive transistor 2 is maintained at $V_{dd}-V_{th}$ by the storage 25 capacitor 6 and the coupling capacitor 7. In this state, when a white level

potential V_w ($<V_b$) is supplied to the data line 8, the gate potential V_g of the drive transistor 2 becomes $V_g = V_{dd} - V_{th} - C_c/(C_c + C_s) * (V_b - V_w)$, where C_c represents the capacitance of the coupling capacitor 7 and C_s represents the capacitance of the storage capacitor 6. Under assumption that C_c is sufficiently larger than C_s ,

5 $V_g = V_{dd} - V_{th} - (V_b - V_w)$. Consequently, to the gate potential of the drive transistor 2, V_{th} is automatically applied to offset the difference between the white level and the black level.

When writing of data ends, the selection line 9 is turned to a high level, and the gate potential is stored in the storage capacitor 6 until being selected

10 next time.

Although the selection transistor 3 and the reset transistor 4 are off during the non-selected period, leakage current is likely to be caused in the reset transistor 4. This is because if a black level V_b is written as image data into the pixel 15, the gate potential V_g becomes $V_{dd} - V_{th}$, whereby almost no current

15 flows through the organic EL element 1, so that, although the potential of the source terminal of the reset transistor 4 drops to a potential near the cathode potential V_{SS} , its drain potential remains $V_{dd} - V_{th}$. As such, the potential difference between the source and the drain of the reset transistor 4 is large.

In the pixel 15, as the selection transistor 3 is arranged between

20 the gate terminal of the drive transistor 2 and the drain terminal of the reset transistor 4, even if the drain potential drops due to leakage current of the reset transistor 4, the drop does not affect the gate potential of the drive transistor 2, so that the written gate potential is maintained.

FIG. 3 shows a sweep pulse to be applied to the sweep line after image data are written. After the data are written, a triangular wave is input to the sweep line 12 as shown in FIG. 3. Thereby, the gate potential of the drive transistor 2 varies in the same manner as the sweep line 12 via the storage capacitor 6. If the power supply potential Vdd was supplied to the sweep line 12 when the data were written, a potential difference of $V_{th} + (V_b - V_w)$ would be written into the storage capacitor 6. Under the assumption that the potential (sweep potential) of the sweep line 12 is V_{sw} , the gate potential V_g of the drive transistor 2 varies according to $V_g = V_{sw} - V_{th} - (V_b - V_w)$. When the sweep potential V_{sw} is $V_{dd} + (V_b - V_w)$, the gate potential of the drive transistor 2 becomes $V_{dd} - V_{th}$ so that the light goes out. As such, as the difference ($V_b - V_w$) is larger, the blackout period becomes shorter (emission period becomes longer), and as the difference is smaller, the blackout period becomes longer (emission period becomes shorter). In other words, the emission period can be controlled by the data difference ($V_b - V_w$) between the white level and the black level input.

Accordingly, by supplying a data voltage corresponding to the brightness of the pixel as a white level V_w , the pixel emits light for a period corresponding to the data. As such, a PMW control for controlling the emission period is performed by the brightness data, and V_{th} of the drive transistor 2 is also compensated at the same time. Further, in the case of digital drive, both the black level V_b and the white level V_w are supplied as data voltage. Although the white level V_w is constant, it is also possible to compensate for V_{th} of each drive transistor 2 even in this case.

FIG. 4 shows examples of peripheral circuits for supplying a control signal to the data line 8, the selection line 9, the reset line 10, and the light-emission control line 11 of the pixel 15. In general, at least one shift register 16 is provided for the respective lines, and selected data are sequentially shifted from the highest line to lower lines. The output terminal of the shift register 16 is connected to an input terminal of each of a selection enable circuit 17, a reset enable circuit 18, and a light-emission enable circuit 19. Another input terminal of the selection enable circuit 17 is connected to a selection enable line SE, another input terminal of the reset enable circuit 18 is connected to a reset enable line RE, and another input terminal of the light emission enable circuit 19 is connected to a light-emission enable line LE.

If the selection enable line SE is turned to a high level when selected data of a high level are stored in the shift register 16, the selection line 9 becomes low and is selected. At that time, if the reset enable line RE is turned to a high level, the reset line 10 becomes low, so that the gate terminal and the drain terminal of the drive transistor 2 are connected, whereby current flows into the organic EL element 1.

Then, when the black level potential V_b is supplied from a data driver 25 to the data line 8 so that the light-emission enable line LE is turned to a high level, the light-emission control line 11 becomes high, whereby the current flowing into the organic EL element 1 is interrupted and the threshold potential V_{th} is written into the storage capacitor 6 and the coupling capacitor 7. When the reset enable line RE is turned to a low level, the reset line 10 becomes high, and the threshold potential V_{th} is stored in the storage capacitor 6 and the coupling capacitor 7. Then, when image data V_w are supplied from the data

driver 25 to the data line 8, data in which Vth is corrected are written into the gate terminal of the drive transistor 2.

Then, when the selected data of a high level, stored in the shift register 16, are shifted to the next stage and data of a low level are stored therein, 5 the selection line 9 is turned to a high level, the reset line 10 is turned to a high level, and the light-emission control line 11 is turned to a low level by the selection enable circuit 17, the reset enable circuit 18, and the light-emission enable circuit 19, respectively, regardless of the states of the selection enable line SE, the reset enable line RE, and the light-emission enable line LE, whereby the 10 data written in the pixel 15 are stored.

In this writing operation, when the selection line 9 is selected and turned to a low level, the sweep line 12 is connected to a reference potential line 23 to which Vref (Vdd) is supplied, by way of a switch 22. At the same time, as the low potential of the selection line 9 is inverted by an inverter 20 so as to 15 turn a switch 21 off, the sweep line 12 is cut off from a sweep potential line 24 to which the sweep potential Vsw is supplied.

When the writing operation ends, the selection line 9 becomes high, and as the switch 22 is turned off, the sweep line 12 is cut off from the reference potential line 23, and the switch 21 is turned on by a signal inverted by the inverter 20, 20 whereby the sweep line 12 is connected to the sweep potential line 24. Thus, the sweep line 12 is fixed only at the time of writing, and when the writing ends, operation to restart sweeping will be repeated.

In the present embodiment, the emission period is controlled by a sweep pulse. If the drive transistor 2 is in a saturated region, the amount of 25 current flowing in the drive transistor 2 is controlled by the analog data voltage

and the emission period controlled by the sweep pulse. However, if the drive transistor 2 is in a linear region, as the emission period is digitally controlled, effects exerted by the characteristics of the transistor are reduced. As such, non-uniformity in display can be reduced even with this aspect.

As shown in FIG. 5A, emission control by sweeping may be performed for one frame period by use of the peripheral circuits shown in FIG. 4, or may be divided into two periods as shown in FIG. 5B such that the writing period and the emission period controlled by sweeping are separated. In the example of FIG. 5B, the sweep pulse is maintained at a high level in the writing period during which data are written, in order not to emit light in the pixel during the writing period, and the level of the sweep pulse falls when the writing period ends. In the writing period, if the amplitude ΔV_{sw} of the sweep pulse is added to the white level V_w as an offset so that the data potential V_w' to be supplied to the data line 8 becomes $V_w + \Delta V_{sw}$, the gate potential V_g of the drive transistor 2 becomes $V_g = V_{dd} - V_{th} - (V_b - V_w) + \Delta V_{sw}$. If ΔV_{sw} is larger than $(V_b - V_w)$, the pixel does not emit light during the writing period. As the level of the sweep pulse falls in the emission period, light emission begins, and the emission period is controlled in proportion to $(V_b - V_w)$. In the case where the writing period and the sweep period are separated as shown in FIG. 5B, the switches 21 and 22, the inverter 20, and the reference potential line 23 shown in FIG. 4 may be omitted as shown in FIG. 6. Thus, the only requirement is to produce a triangular wave in the emission period while keeping the sweep potential constant at $V_{ref}(V_{dd})$ in the writing period.

Further, the light-emission control transistor 5 may be omitted as in the pixel 15 of FIG. 6. In that case, the light-emission control line 11, the light-emission enable circuit 19, and the light-emission enable line LE can also be omitted, so the pixel circuit and the peripheral circuits are simplified. However,

5 if the light-emission control transistor 5 is omitted, when the selection transistor 3 and the reset transistor 4 are turned on, the potential to be written into the storage capacitor 6 and to the coupling capacitor 7 is not the threshold potential V_{th} of the drive transistor 2 but a reset potential which is divided by the diode-connected drive transistor 2 and the organic EL element 1. The reset potential is also a

10 potential corresponding to the characteristics of the drive transistor 2, providing the almost same advantages as those described above.

The procedures to write image data after writing the reset potential and sweep the sweep line 12 to emit light are also the same. Further, light emission may be performed by controlling a sweep pulse in one frame period

15 as shown in FIG. 5A by switching potentials to which the sweep line 12 is connected between the time of selecting a line and the time of emitting light, by way of the switches 21 and 22 and the inverter 20.

The sweep pulse is not necessarily a perfect triangular wave, so long as an up phase and a down phase are alternately repeated. The slopes of the

20 up phase and the down phase are not necessarily constant, and may be different between the up phase and the down phase. Further, a period of a constant voltage may exist near the peak. Furthermore, with a waveform which is convex downward, the emission period and the blackout period can be reversed.

FIG. 7 shows the overall configuration of a display panel. A data signal and a timing signal are supplied to the data driver 25, and are then appropriately supplied to data lines 8 in a row direction, each of which is arranged corresponding to an individual pixel. A vertical driver 26, incorporating the shift register 16, timely controls the voltage of the selection line 9 and the reset line 10. 5 Each of the selection lines 9 and each of the reset lines 10 is provided corresponding to an individual pixel line. Further, a sweep pulse is generated in a sweep pulse generation circuit 27, and is supplied to each pixel. An area in which pixels are arranged in a matrix is a display area 28.

10 Although in the above example an organic EL element is adopted as a light-emitting element, other light-emitting elements of current drive type can also be used.

PARTS LIST

- 1 element
- 2 drive transistor
- 3 selection transistor
- 4 reset transistor
- 5 light-emission control transistor
- 6 storage capacitor
- 7 coupling capacitor
- 8 data line
- 10 reset line
- 11 light-emission control line
- 12 sweep line
- 13 power source line
- 14 cathode electrode
- 15 pixel
- 16 shift register
- 17 selection enable circuit
- 18 reset enable circuit
- 19 light-emission enable circuit
- 20 inverter
- 21 switch
- 22 switch
- 23 reference potential line

Parts List cont'd

- 24 sweep potential line
- 25 data driver
- 26 vertical driver
- 27 sweep pulse generation circuit
- 28 display area

CLAIMS:

1. A display panel having pixels arranged in a matrix, each pixel comprising:
 - a drive transistor which supplies current in accordance with a gate voltage;
 - 5 a light-emitting element which emits light by current supplied from the drive transistor;
 - a storage capacitor having one end connected to a gate of the drive transistor and another end connected to a sweep line; and
- 10 means for applying a triangular wave which alternately repeats an up phase and a down phase to the sweep line to control an on period of the drive transistor in accordance with the gate voltage to thereby control light emission of each pixel.
2. A display panel having pixels arranged in a matrix, each pixel comprising:
 - a coupling capacitor having one end connected to a data line;
 - 15 a selection transistor having one end connected to another end of the coupling capacitor and a gate connected to a selection line;
 - a drive transistor, having a gate connected to another end of the selection transistor, which supplies current in accordance with a gate voltage;
 - 20 a light-emitting element which is connected to a drain of the drive transistor and emits light by the current supplied from the drive transistor;

a reset transistor having one end connected to a connecting point of the drive transistor and the light-emitting element, another end connected to a connecting point of the coupling capacitor and the selection transistor, and a gate connected to a reset line;

5 a storage capacitor having one end connected to a gate of the drive transistor and another end connected to a sweep line;

means for turning on the reset transistor and the selection transistor are turned on, the drive transistor is diode-connected so that current flows and a voltage corresponding to a characteristic of the drive transistor is 10 written into the coupling capacitor, and then, in a state that turns off the reset transistor, the selection transistor is turned on and a voltage of the data line is written into the storage capacitor via the coupling capacitor; and

means for applying a triangular wave which alternately repeats an up phase and a down phase to the sweep line i to control an on period of the 15 drive transistor in accordance with the gate voltage to thereby control light emission.

3. The display panel according to Claim 2, wherein
a light emission control transistor is arranged between the connecting point of the drain of the drive transistor and the reset transistor, and the 20 light-emitting element, and

when the reset transistor is turned on, the light-emission control transistor is turned off.

1/7




FIG. 1

2/7





FIG. 2

3/7

**FIG. 3**

4/7






FIG. 4

5/7

FIG. 5A**FIG. 5B**

6/7




FIG. 6

7/7




FIG. 7

INTERNATIONAL SEARCH REPORT

International application No PCT/US2009/001679

A. CLASSIFICATION OF SUBJECT MATTER INV. G09G3/32 ADD. G09G3/20

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols) G09G

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

EPO-Internal

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	WO 01/54107 A (EMAGIN CORP [US]) 26 July 2001 (2001-07-26) pages 5,7; figures 1,2 -----	1
X	US 2006/022305 A1 (YAMASHITA ATSUHIRO [JP]) 2 February 2006 (2006-02-02) paragraphs [0025], [0163] - [0194]; figures 2-8 -----	1
X	WO 2007/066550 A (PIONEER CORP [JP]; ISHIZUKA SHINICHI [JP]) 14 June 2007 (2007-06-14) figures 12-14 -----	1
X	US 2007/018078 A1 (MIYAZAWA TAKASHI [JP]) 25 January 2007 (2007-01-25) pages 7-13, paragraph 1; figures 2-6,10-12 ----- -/-	1

Further documents are listed in the continuation of Box C.

See patent family annex.

* Special categories of cited documents :

- *A* document defining the general state of the art which is not considered to be of particular relevance
- *E* earlier document but published on or after the international filing date
- *L* document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
- *O* document referring to an oral disclosure, use, exhibition or other means
- *P* document published prior to the international filing date but later than the priority date claimed

- *T* later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
- *X* document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
- *Y* document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.
- *&* document member of the same patent family

Date of the actual completion of the international search 18 June 2009	Date of mailing of the international search report 03/07/2009
Name and mailing address of the ISA/ European Patent Office, P.B. 5818 Patentlaan 2 NL - 2280 HV Rijswijk Tel. (+31-70) 340-2040, Fax: (+31-70) 340-3016	Authorized officer Pichon, Jean-Michel

INTERNATIONAL SEARCH REPORT

International application No

PCT/US2009/001679

C(Continuation). DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	US 6 229 506 B1 (DAWSON ROBIN MARK ADRIAN [US] ET AL) 8 May 2001 (2001-05-08) columns 4-6; figures 2,3 -----	1-3

INTERNATIONAL SEARCH REPORT

Information on patent family members

International application No

PCT/US2009/001679

Patent document cited in search report	Publication date	Patent family member(s)		Publication date
WO 0154107	A 26-07-2001	NONE		
US 2006022305	A1 02-02-2006	JP 2006309104 A		09-11-2006
WO 2007066550	A 14-06-2007	NONE		
US 2007018078	A1 25-01-2007	KR 20070012232 A US 2007040104 A1		25-01-2007 22-02-2007
US 6229506	B1 08-05-2001	NONE		

专利名称(译)	OLED显示面板，带PWM控制		
公开(公告)号	EP2255354A1	公开(公告)日	2010-12-01
申请号	EP2009721992	申请日	2009-03-17
[标]申请(专利权)人(译)	全球OLED TECH		
申请(专利权)人(译)	全球OLED科技有限责任公司		
当前申请(专利权)人(译)	全球OLED科技有限责任公司		
[标]发明人	KAWABE KAZUYOSHI		
发明人	KAWABE, KAZUYOSHI		
IPC分类号	G09G3/32 G09G3/20		
CPC分类号	G09G3/3258 G09G3/2014 G09G3/3233 G09G3/3266 G09G2300/0819 G09G2300/0852 G09G2300/0861 G09G2300/0876 G09G2310/066 G09G2320/043		
优先权	2008070550 2008-03-19 JP		
其他公开文献	EP2255354B1		
外部链接	Espacenet		

摘要(译)

提供一种将PWM驱动施加到驱动晶体管(2)的显示面板。驱动晶体管根据其栅极电压提供电流，并且电流被供给发光元件(1)以照射发光元件。存储电容器(6)的一端连接到驱动晶体管的栅极，而其另一端连接到扫描线(12)。将交替重复上相和下相的三角波提供给扫描线，以便根据栅极电压控制驱动晶体管的导通时段，从而控制发光元件的发光。