

(19)



(11)

EP 2 351 012 B1

(12)

EUROPEAN PATENT SPECIFICATION

(45) Date of publication and mention of the grant of the patent:
02.09.2015 Bulletin 2015/36

(51) Int Cl.:
G09G 3/32^(2006.01)

(21) Application number: **09752517.4**

(86) International application number:
PCT/US2009/005960

(22) Date of filing: **04.11.2009**

(87) International publication number:
WO 2010/056290 (20.05.2010 Gazette 2010/20)

(54) COMPENSATED DRIVE SIGNAL FOR ELECTROLUMINESCENT DISPLAY

KOMPENSIERTES ANSTEUERSIGNAL FÜR EIN ELEKTROLUMINESZENZDISPLAY

SIGNAL D'ACTIONNEMENT COMPENSÉ POUR AFFICHAGE ÉLECTROLUMINESCENT

(84) Designated Contracting States:
AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO SE SI SK SM TR

- **PARRETT, Gary**
Rochester
New York 14650-2201 (US)
- **LEVEY, Charles, Iselin**
Rochester
New York 14650-2201 (US)

(30) Priority: **17.11.2008 US 272222**

(43) Date of publication of application:
03.08.2011 Bulletin 2011/31

(74) Representative: **Gunzelmann, Rainer et al**
Wuesthoff & Wuesthoff
Patentanwälte PartG mbB
Schweigerstraße 2
81541 München (DE)

(73) Proprietor: **Global OLED Technology LLC**
Herndon, VA 20171 (US)

(72) Inventors:
• **HAMER, John, William**
Rochester
New York 14650-2201 (US)

(56) References cited:
US-A1- 2006 158 402 US-A1- 2008 111 812
US-A1- 2008 315 788

EP 2 351 012 B1

Note: Within nine months of the publication of the mention of the grant of the European patent in the European Patent Bulletin, any person may give notice to the European Patent Office of opposition to that patent, in accordance with the Implementing Regulations. Notice of opposition shall not be deemed to have been filed until the opposition fee has been paid. (Art. 99(1) European Patent Convention).

Description**FIELD OF THE INVENTION**

5 [0001] The present invention relates to solid-state electroluminescent (EL) flat-panel displays, such as organic light-emitting diode (OLED) displays, and more particularly to such displays having a way to compensate for the aging of the electroluminescent display components.

BACKGROUND OF THE INVENTION

10 [0002] Electroluminescent (EL) devices have been known for some years and have been recently used in commercial display devices. Such devices employ both active-matrix and passive-matrix control schemes and can employ a plurality of subpixels. Each subpixel contains an EL emitter and a drive transistor for driving current through the EL emitter. The subpixels are typically arranged in two-dimensional arrays with a row and a column address for each subpixel, and having a data value associated with the subpixel. Subpixels of different colors, such as red, green, blue and white, are grouped to form pixels. EL displays can be made from various emitter technologies, including coatable-inorganic light-emitting diode, quantum-dot, and organic light-emitting diode (OLED).

15 [0003] OLED displays are of particular interest as a superior flat-panel display technology. These displays utilize current passing through thin films of organic material to generate light. The color of light emitted and the efficiency of the energy conversion from current to light are determined by the composition of the organic thin-film material. Different organic materials emit different colors of light. However, as the display is used, the organic materials in the display age and become less efficient at emitting light. This reduces the lifetime of the display. The differing organic materials can age at different rates, causing differential color aging and a display whose white point varies as the display is used. In addition, each individual pixel can age at a rate different from other pixels, resulting in display nonuniformity. Further, some circuitry elements, e.g. amorphous silicon transistors, are also known to exhibit aging effects.

20 [0004] The rate at which the materials age is related to the amount of current that passes through the display and, hence, the amount of light that has been emitted from the display. Various techniques to compensate for this aging effect have been described.

25 [0005] U.S. Patent No. 6,414,661 B1 by Shen et al. describes a method and associated system to compensate for long-term variations in the light-emitting efficiency of individual organic light-emitting diodes (OLEDs) in an OLED display by calculating and predicting the decay in light output efficiency of each pixel based on the accumulated drive current applied to the pixel. The method derives a correction coefficient that is applied to the next drive current for each pixel. This technique requires the measurement and accumulation of drive current applied to each pixel, requiring a stored memory that must be continuously updated as the display is used, and therefore requiring complex and extensive circuitry.

30 [0006] U.S. Patent No. 6,504,565 B1 by Narita et al. describes a similar method of holding the amount of light emitted from each light-emitting element constant. This design requires the use of a calculation unit responsive to each signal sent to each pixel to record usage, greatly increasing the complexity of the circuit design.

35 [0007] U.S. Patent Application Publication No. 2002/0167474 A1 by Everitt describes a pulse width modulation driver for an OLED display. One embodiment of a video display comprises a voltage driver for providing a selected voltage to drive an organic light-emitting diode in a video display. The voltage driver can receive voltage information from a correction table that accounts for aging, column resistance, row resistance, and other diode characteristics. In one embodiment of the invention, the correction tables are calculated prior to and/or during normal circuit operation. Since the OLED output light level is assumed to be linear with respect to OLED current, the correction scheme is based on sending a known current through the OLED diode for a duration sufficiently long to permit the transients to settle out, and then measuring the corresponding voltage with an analog-to-digital converter (A/D) residing on the column driver. A calibration current source and the A/D can be switched to any column through a switching matrix.

40 [0008] JP 2002-278514A by Numao describes a method in which current through and temperature of organic EL elements are measured. Compensation is then performed using precomputed tables and the current and temperature measurements. This design presumes a predictable relative use of pixels and does not accommodate differences in actual usage of groups of pixels or of individual pixels. Hence, correction for color or spatial groups is likely to be inaccurate over time. Moreover, the integration of temperature and multiple current sensing circuits within the display is required. This integration is complex, reduces manufacturing yields, and takes up space within the display.

45 [0009] U.S. Patent Application Publication No. 2003/0122813 A1 by Ishizuki et al. discloses a method which measures current for each subpixel in turn. The measurement techniques of this method are iterative, and therefore slow.

50 [0010] U.S. Patent No. 6,995,519, by Arnold et al., teaches a method of compensating for aging of an OLED emitter. This method assumes that the entire change in device luminance is caused by changes in the OLED emitter. However, when the drive transistors in the circuit are formed from amorphous silicon (a-Si), this assumption is not valid, as the threshold voltage of the transistors also changes with use. This method will not provide complete compensation for

OLED efficiency losses in circuits wherein transistors show aging effects. Additionally, when methods such as reverse bias are used to mitigate a-Si transistor threshold voltage shifts, compensation of OLED efficiency loss can become unreliable without appropriate tracking/prediction of reverse bias effects, or a direct measurement of the OLED voltage change or transistor threshold voltage change.

5 **[0011]** U.S. Patent Application Publication No. 2004/0100430 A1 by Fruehauf discloses a pixel structure having a third transistor which taps a diode driving current to supply a current-measuring circuit and a voltage comparison unit. However, this method reduces the efficiency of a display containing such pixels by using for measurement current which could have otherwise been used to emit light. Furthermore, this method only compensates for TFT variations and is unable to compensate for non-uniform OLED characteristics.

10 **[0012]** In addition to aging effects, some transistor technologies, such as low-temperature polysilicon (LTPS), can produce drive transistors that have varying mobilities and threshold voltages across the surface of a display (Kuo, Yue, ed. Thin Film Transistors: Materials and Processes, vol. 2: Polycrystalline Thin Film Transistors. Boston: Kluwer Academic Publishers, 2004, pg. 410-412). This produces objectionable visible nonuniformity. Further, nonuniform OLED material deposition can produce emitters with varying efficiencies, also causing objectionable nonuniformity. These nonuniformities are present at the time the panel is sold to an end user, and so are termed initial nonuniformities. FIG. 9 shows an example histogram of subpixel luminance for a flat field exhibiting differences in characteristics between pixels. Actual luminances varied by 20 percent in either direction, resulting in unacceptable display performance.

15 **[0013]** U.S. Patent No. 6,081,073 by Salam describes a display matrix with a process and control circuitry for reducing brightness variations in the pixels. This disclosure describes the use of a linear scaling method for each pixel based on a ratio between the brightness of the weakest pixel in the display and the brightness of each pixel. However, this approach will lead to an overall reduction in the dynamic range and brightness of the display and a reduction and variation in the bit depth at which the pixels can be operated.

20 **[0014]** U.S. Patent No. 6,473,065 B1 by Fan describes methods of improving the display uniformity of an OLED. The display characteristics of all organic-light-emitting-elements are measured. The technique uses a combination of look-up tables and calculation circuitry to implement uniformity correction. However, this method requires optical measurements. This makes it unsuitable for aging correction, which requires periodic measurement in the user's location. Further, the described approaches require either a separate lookup table for each pixel, resulting in very expensive memory requirements, or approximations to the characteristics of each pixel, reducing image quality.

25 **[0015]** U.S. Patent Application Publication No. 2005/0007392 A1 by Kasai et al. describes an electro-optical device that stabilizes display quality by performing correction processing corresponding to a plurality of disturbance factors, and using a conversion table whose description contents include correction factors. However, this method requires a large number of look-up tables (LUTs), not all of which are in use at any given time, to perform processing, and does not describe a method for populating those LUTs.

30 **[0016]** US Patent Application Publication No. 2006/158 402 A1 discloses a method and system for programming, calibrating and driving a light emitting device display. The system may include extracting a time dependent parameter of a pixel for calibration.

35 **[0017]** US Patent Application Publication No. 2008/111 812 A1 discloses a display drive device and display device, in which a predetermined voltage is supplied to a voltage supply line, which is connected to respective current paths of driving elements of each of a plurality of display pixels. Adjustment voltages based on a predetermined unit voltage are sequentially applied to a plurality of data lines connected to the display pixels. Specific values corresponding to element characteristics of the respective driving elements of the display pixels are sequentially detected, based on a value of a detection value, that is defined as a potential difference between a data line and the voltage supply line, or a value of a current flowing into the voltage supply line. Correction gradation voltages are generated for each pixel, by correcting a gradation voltage having a voltage value corresponding to display data for the pixel based on the specific value for the pixel, so as to compensate for characteristic fluctuation of the driving element of the pixel.

40 **[0018]** There is a need therefore for a more complete compensation approach for aging and initial nonuniformity of electroluminescent displays.

SUMMARY OF THE INVENTION

50 **[0019]** It is therefore an object of the present invention to compensate for aging and efficiency changes in electroluminescent emitters in the presence of transistor aging.

[0020] This object is achieved by a method of providing drive transistor control signals to drive transistors in a plurality of electroluminescent (EL) subpixels in accordance with claim 1.

55 **[0021]** This aim is further achieved by an apparatus for providing a drive transistor control signal to the gate electrode of a drive transistor in an electroluminescent (EL) subpixel in accordance with claim 9.

[0022] An advantage of this invention is an OLED display that compensates for the aging of the organic materials in the display wherein circuitry aging is also occurring, without requiring extensive or complex circuitry for accumulating a

continuous measurement of light-emitting element use or time of operation. It is a further advantage of this invention that it uses simple voltage measurement circuitry. It is a further advantage of this invention that by making all measurements of voltage, it is more sensitive to changes than methods that measure current. It is a further advantage of this invention that compensation for changes in driving transistor properties can be performed with compensation for the OLED changes, thus providing a complete compensation solution. It is a further advantage of this invention that both aspects of measurement and compensation (OLED and driving transistor) can be accomplished rapidly. It is a further advantage of this invention that a single select line can be used to enable data input and data readout. It is a further advantage of this invention that characterization and compensation of driving transistor and OLED changes are unique to the specific element and are not impacted by other elements that may be open-circuited or short-circuited.

BRIEF DESCRIPTION OF THE DRAWINGS

[0023]

FIG. 1 is a schematic diagram of one embodiment of an electroluminescent (EL) display that can be used in the practice of the present invention;
 FIG. 2 is a schematic diagram of one embodiment of an EL subpixel and associated circuitry that can be used in the practice of the present invention;
 FIG. 3A is a schematic diagram of a first embodiment of a conversion circuit that can be used in the practice of the present invention;
 FIG. 3B is a schematic diagram of a second embodiment of a conversion circuit that can be used in the practice of the present invention;
 FIG. 4A is a diagram illustrating the effect of aging of an OLED emitter on luminance efficiency;
 FIG. 4B is a diagram illustrating the effect of aging of an OLED emitter or a drive transistor on device current;
 FIG. 5A is a row timing diagram of one embodiment of the method of the present invention;
 FIG. 5B is a row timing diagram of another embodiment of the method of the present invention;
 FIG. 5C is a frame timing diagram of an embodiment of the method of the present invention;
 FIG. 5D is a flowchart of one embodiment of the method of the present invention;
 FIG. 6 is a graph showing the relationship between change in transistor threshold voltage and change in OLED voltage
 FIG. 7 is a graph showing the relationship between OLED efficiency and the change in OLED voltage;
 FIG. 8 is a graph showing the relationship between OLED efficiency, OLED age, and OLED drive current density; and
 FIG. 9 is a histogram of pixel luminance exhibiting differences in characteristics between pixels.

DETAILED DESCRIPTION OF THE INVENTION

[0024] Turning to FIG. 1, there is shown a schematic diagram of one embodiment of an electroluminescent (EL) display that can be used in the practice of the present invention. EL display 10 includes an array of a plurality of EL subpixels 60 arranged in rows and columns. EL display 10 includes a plurality of row select lines 20 wherein each row of EL subpixels 60 has a corresponding select line 20. EL display 10 further includes a plurality of readout lines 30 wherein each column of EL subpixels 60 has a corresponding readout line 30. Although not shown for clarity of illustration, each column of EL subpixels 60 also has a data line as well-known in the art. The plurality of readout lines 30 is connected to one or more multiplexers 40, which permits parallel/sequential readout of signals from EL subpixels, as described below. Multiplexer 40 can be a part of the same structure as EL display 10, or can be a separate construction that can be connected to or disconnected from EL display 10.

[0025] Turning now to FIG. 2, there is shown a schematic diagram of one embodiment of an EL subpixel and associated circuitry that can be used in the practice of the present invention. EL subpixel 60 includes an EL emitter 50, a drive transistor 70, a capacitor 75, a readout transistor 80, and a select transistor 90. Each of the transistors has a first electrode, a second electrode, and a gate electrode. A first voltage source 140 is connected to the first electrode of drive transistor 70. By connected, it is meant that the elements are directly connected or connected via another component, e.g. a switch, a diode, another transistor, etc. The second electrode of drive transistor 70 is connected to a first electrode of EL emitter 50, and a second voltage source 150 is connected to a second electrode of EL emitter 50. Select transistor 90 connects a data line 35 to the gate electrode of drive transistor 70 to selectively provide data from data line 35 to drive transistor 70 as well-known in the art. Each row select line 20 is connected to the gate electrodes of the select transistors 90 and of the readout transistors 80 in the corresponding row of EL subpixels 60.

[0026] The first electrode of readout transistor 80 is connected to the second electrode of drive transistor 70 and also to the first electrode of EL emitter 50. Each readout line 30 is connected to the second electrodes of the readout transistors 80 in the corresponding column of EL subpixels 60. Readout line 30 provides a readout voltage to measurement circuit 170, which measures the readout voltage to provide status signals representative of characteristics of EL subpixel 60.

[0027] A plurality of readout lines 30 can be connected to measurement circuit 170 through a multiplexer-output line 45 and multiplexer 40 for sequentially reading out the voltages from the second electrodes of the respective readout transistors of a predetermined number of EL subpixels 60. If there are a plurality of multiplexers 40, each can have its own multiplexer-output line 45. Thus, a predetermined number of EL subpixels can be driven simultaneously. The plurality of multiplexers will permit parallel reading out of the voltages from the various multiplexers 40, while each multiplexer would permit sequential reading out of the readout lines 30 attached to it. This will be referred to herein as a parallel/sequential process.

[0028] Measurement circuit 170 includes a conversion circuit 171 and optionally a processor 190 and a memory 195. Conversion circuit 171 receives a readout voltage on multiplexer-output line 45 and outputs digital data on a converted-data line 93. Conversion circuit 171 preferably presents a high input impedance to multiplexer-output line 45. The readout voltage measured by conversion circuit 171 can be equal to the voltage on the second electrode of readout transistor 80, or can be a function of that voltage. For example, the readout voltage measurement can be the voltage on the second electrode of readout transistor 80, minus the drain-source voltage of the readout transistor and the voltage drop across the multiplexer 40. The digital data can be used as a status signal, or the status signal can be computed by processor 190 as will be described below. The status signal represents the characteristics of the drive transistor and EL emitter in the EL subpixel 60. Processor 190 receives digital data on converted-data line 93 and outputs the status signal on a status line 94. Processor 190 can be a CPU, FPGA or ASIC, and can optionally be connected to memory 195. Memory 195 can be non-volatile storage such as Flash or EEPROM, or volatile storage such as SRAM.

[0029] A compensator 191 receives the status signal on status line 94 and an input code value on an input line 85, and provides a compensated code value on a control line 95. A source driver 155 receives the compensated code value and produces a drive transistor control signal on data line 35. Thus, processor 190 can provide compensated data as will be described herein during the display process. As known in the art, the input code value can be provided by a timing controller (not shown). The input code value can be digital or analog, and can be linear or nonlinear with respect to commanded luminance. If analog, the input code value can be a voltage, a current, or a pulse-width modulated waveform.

[0030] Source driver 155 can include a digital-to-analog converter or programmable voltage source, a programmable current source, or a pulse-width modulated voltage ("digital drive") or current driver, or another type of source driver known in the art.

[0031] Processor 190 and compensator 191 can be implemented on the same CPU or other hardware. Processor 190 and compensator 191 can together provide predetermined data values to data line 35 during the measurement process to be described herein.

[0032] Referring to FIG. 3A, in a first embodiment, conversion circuit 171 includes an analog-to-digital converter 185 for converting readout voltage measurements on multiplexer-output line 45 into digital signals. Those digital signals are provided to processor 190 on converted-data line 93. Conversion circuit 171 can also include a low-pass filter 180. In this embodiment, a predetermined test data value is provided to data line 35 by compensator 191 and the corresponding readout voltage on multiplexer-output line 45 is measured and used as the status signal.

[0033] Referring to FIG. 3B, in a second embodiment, conversion circuit 171 includes a voltage comparator 200, which compares the readout voltage measurement on multiplexer-output line 45 with a selected reference voltage level to provide a trigger signal on a trigger line 202 indicating the readout voltage is at or above, or at or below, the selected reference voltage level. The selected reference voltage level is provided by a reference voltage source 201. The readout voltage measurement corresponds to the voltage on readout line 30. To receive a readout voltage measurement, a test signal generator 203 sequentially provides a selected sequence of test voltages to the gate electrode of the drive transistor. Test signal generator 203 can be a ramp generator, in which case the selected sequence of test voltages is a nonincreasing or nondecreasing sequence. The nonincreasing sequence and the nondecreasing sequence cannot be constant. The sequence of test voltages is also provided to a measurement controller 204, which receives the trigger signal from voltage comparator 200 and the corresponding test voltage from test signal generator 203, and provides the corresponding test voltage on converted-data line 93 to the processor. The processor can provide the corresponding test voltage on status line 95 as the status signal to the compensator. Measurement controller 204 can also provide as the status signal a function, for example a linear transformation, of the corresponding test voltage. This embodiment can be implemented less expensively than the first embodiment as it does not require an analog-to-digital converter. The sequence of test voltages can be provided to the measurement controller 204 as equivalent digital code values or another form mapping to the test voltages. In this embodiment, the sequence of test voltages is provided to data line 35 by compensator 191, which receives the sequence from test signal generator 203 on control line 95, and the point at which the readout voltage on multiplexer-output line 45 crosses the threshold defined by reference voltage 201 is recorded and used as the status signal.

[0034] While measurements are being taken, test data values can command the emission of light from the EL emitter. This can be undesirably visible to a user of the EL display. Drive transistors 70, as known in the art, have a threshold voltage V_{th} below which (or, for P-channel, above which) relatively little current flows, and so relatively little light is emitted. The selected reference voltage level can be less than the threshold voltage to prevent user-visible light from

being emitted during measurement.

[0035] When drive transistor 70 is an amorphous silicon transistor, the threshold voltage V_{th} is known to change under aging conditions, including actual usage conditions. Driving current through EL emitter 50 thus leads to an increase in V_{th} of drive transistor 70. Therefore, a constant signal on the gate electrode of drive transistor 70 will cause a gradually decreasing current I_{ds} , and thus a gradually decreasing light intensity emitted by EL emitter 50. The amount of such decrease will depend upon the use of drive transistor 70; thus, the decrease can be different for different drive transistors in a display. This is one type of spatial variation in characteristics of EL subpixels 60. Such spatial variation can include differences in brightness and color balance in different parts of the display, and image "burn-in" wherein an often-displayed image (e.g. a network logo) can cause a ghost of itself to always show on the active display. It is desirable to compensate for such changes in the threshold voltage to prevent such problems. Also, there can be age-related changes to EL emitter 50, e.g. luminance efficiency loss and an increase in resistance across EL emitter 50.

[0036] Turning now to FIG. 4A, there is shown a diagram illustrating the effect of aging of an OLED emitter on luminance efficiency as current is passed through the OLED emitters. The three curves represent typical performance of different light emitters emitting differently colored light (e.g. red, green and blue light emitters, respectively) as represented by luminance output over time or cumulative current. The decay in luminance between the differently colored light emitters can be different. The differences can be due to different aging characteristics of materials used in the differently colored light emitters, or due to different usages of the differently colored light emitters. Hence, in conventional use, with no aging correction, the display can become less bright and the color of the display-in particular the white point-can shift.

[0037] A further type of spatial variation is initial nonuniformity. The operating life of an EL display is the time from when an end user first sees an image on that display to the time when that display is discarded. Initial nonuniformity is any nonuniformity present at the beginning of the operating life of a display. The present invention can advantageously correct for initial nonuniformity by taking measurements before the operating life of the EL display begins. Measurements can be taken in the factory as part of production of a display. Measurements can also be taken after the user first activates a product containing an EL display, immediately before showing the first image on that display. This permits the display to present a high-quality image to the end user when he first sees it, so that his first impression of the display will be favorable.

[0038] Turning to FIG. 4B, there is shown a diagram illustrating the effect of differences in characteristics of two EL emitters or drive transistors, or both, on EL subpixel current. This figure can also represent the analogous case of a single EL subpixel before and after aging. The abscissa of FIG. 3 represents the gate voltage at drive transistor 70. The ordinate is the base-10 logarithm of the current through the EL emitter 50. A first EL subpixel I-V characteristic 230 and a second EL subpixel I-V characteristic 240 show the I-V curves for two different EL subpixels 60, or for a single EL subpixel 60 before aging (230) and after aging (240). For characteristic 240, a greater voltage is required than for characteristic 230 to obtain a desired current; that is, the curve is shifted right by an amount $[\Delta]V$. For aging, $[\Delta]V$ is the sum of the change in threshold voltage ($[\Delta]V_{th}$, 210) and the change in EL voltage resulting from a change in EL emitter resistance ($[\Delta]V_{EL}$, 220), as shown. This change results in nonuniform light emission between the subpixels having characteristics 230 and 240, respectively: a given gate voltage will control less current, and therefore less light, on characteristic 240 than on characteristic 230.

[0039] The relationship between the OLED current I_{EL} (which is also the drain-source current V_{as} through the drive transistor), OLED voltage V_{EL} , and threshold voltage at saturation V_{th} is:

$$I_{EL} = I_{ds} = \frac{W \mu C_0}{2L} (V_{gs} - V_{th})^2 \approx \frac{K}{2} (V_g - V_{EL} - V_s - V_{th})^2$$

where W is the TFT Channel Width, L is the TFT Channel Length, $[\mu]$ is the TFT mobility, C_0 is the Oxide Capacitance per Unit Area, V_g is the gate voltage, and V_{gs} is voltage difference between gate and source of the drive transistor. For simplicity, we neglect dependence of $[\mu]$ on V_g . Thus, to compensate for variations in characteristics of one or a plurality of EL subpixels 60, one must correct for change in V_{th} and V_{EL} . However, taking multiple measurements can be very time-consuming. The present invention advantageously reduces measurement time by correcting for transistor and EL emitter variations with one measurement.

[0040] Referring to FIG. 5A and also to FIGS. 2 and 3 A, there is shown a timing diagram of the first embodiment given above of the present invention. Time increases to the right. Timing is shown for four sub pixels, addressed as (row,col): (1,1) and (1,2) in row 1, and (2,1) and (2,2) in row 2. This diagram shows timing with non-overlapping rows for clarity, but in practice the row times would overlap as known in the art, and as will be shown in FIG. 5C.

[0041] For each subpixel, compensator 191 receives a corresponding input code value on input line 85 which commands a corresponding light output from the respective subpixel. Shown on the timing diagram of FIG. 5 A are analog data signals from source driver 155 corresponding to the input code values. Starting with row 1, a target subpixel is selected: (1,1). A boosted code value is calculated which commands a selected first amount higher light output than the input

code value for the target subpixel. The boosted code value is provided to the target subpixel (1,1) in boosted code value period 302, and all other subpixels, here (1,2), have provided to them their corresponding input code values (input code value period 301). After a selected delay time 303, the boosted code value period 302 ends for the target subpixel, and measurement time 304 begins. During measurement time 304, the target subpixel is driven with a selected test voltage 305 and a measurement is taken of the voltage on the second electrode of the readout transistor of the target subpixel using analog-to-digital converter 185, as described above.

[0042] Referring to FIG. 5B and also to FIGS. 2 and 3B, there is shown a timing diagram of the second embodiment given above of the present invention. Boosted code value period 302, input code value period 301, selected delay time 303, and measurement time 304 are as described on FIG. 3A. During measurement time 304, the target subpixel is driven with a selected sequence of test voltages 306 provided by test signal generator 203 and a measurement is taken of the voltage on the second electrode of the readout transistor using comparator 200, as described above.

[0043] As shown on FIGS. 5A and 5B, the measurement process is repeated for each row in a selected order. During any selected row time, any number of the subpixels may be selected as target subpixels.

[0044] The boosted code value period 302 prevents measurements from being visible by equalizing the light output of the target subpixel and the other subpixels. During the boosted code value period, the target subpixel can be driven at a higher output level to balance the shorter time it is on. Delay time 303 can be a selected percentage of a selected row time 307. The selected first amount is then a percentage of the output commanded by the corresponding input code value, and can be calculated as the reciprocal of the selected percentage. For example, if the delay time 303 is 0.8 (4/5) of row time 307, the selected first amount is $1/0.8 = 5/4 = 1.25$. A 20% reduction in time available requires a 25% increase in luminance to produce the same total light output (100% output for one row time = $1 * 1 = 1$; 125% output for 0.8 row times = $1.25 * 0.8 = 1$).

[0045] Referring to FIG. 5C, in practice, as known in the art, row times overlap in frame times 308, and delay time 303 is a selected percentage of a selected frame time, which can be for example 16.7ms ($=1/60$ sec.). The measurement time 304 can be before the delay time 303 instead of after. FIG. 5C shows the subpixel in column 1 of each row selected as the target subpixel during the first frame, and the subpixel in column 2 of each row selected as the target subpixel during the second frame. During the second frame, the readout voltage measurement taken during the first frame is used by compensator 191 to produce a compensated code value which is provided during compensated code value period 409 to the subpixel which was the target in frame 1.

[0046] Turning now to FIG. 5D, and referring also to FIG. 2, there is shown a block diagram of one embodiment of the method of the present invention. As described above, input code values are received (Step 310), a target subpixel is selected (Step 320), input code values and boosted code values are provided to the subpixels as described above (Step 330), and a measurement is taken of the voltage on the second electrode of the readout transistor of the target subpixel (Step 340). A status signal is then provided representing the characteristics of the drive transistor and EL emitter in the target subpixel (Step 350).

[0047] The status signal can represent aging: variations in the characteristics of the drive transistor 70 and EL emitter 50 in the target subpixel 60 caused by operation of the drive transistor and EL emitter in that subpixel over time. To calculate such a status signal, in either embodiment of conversion circuit 171 described above, a first readout voltage measurement can be taken of each subpixel and stored in memory 195 by processor 190. This measurement can be taken before the operating life of the EL display. During operation of the EL display, at a different, later time than the time at which the first readout voltage measurement was taken, a second readout voltage measurement can be taken of each subpixel and stored in memory 195. The first and second readout voltage measurements can then be used to compute a status signal representing variations in the characteristics of the drive transistor and EL emitter caused by operation of the drive transistor and EL emitter over time. For example, the status signal can then be calculated as the difference between the second readout voltage measurement and the first readout voltage measurement, or as a function of that difference, such as a linear transform.

[0048] The status signal is then provided to compensator 191, which provides a compensated code value for the target subpixel using the status signal and the input code value (Step 360). The operation of the compensator will be discussed further below.

[0049] A drive transistor control signal corresponding to the compensated code value is then provided to the drive transistor of the target EL subpixel. The compensator provides the compensated code value to source driver 155, which produces the drive transistor control signal and provides it via data line 35 and select transistor 80 to the gate electrode of drive transistor 70 (step 370).

[0050] Steps 320 through 370 are then repeated (decision step 380) until each of the plurality of subpixels in turn has been selected as the target subpixel and respective drive transistor control signals have been provided to the respective drive transistors in each of the plurality of EL subpixels. Once the readout voltage has been measured for a subpixel, the corresponding status signal can be stored in memory 195. The compensator 191 can use that stored status signal to compensate any number of input code values. Measurements can be taken at regular intervals, each time the display is powered up or down, or at intervals determined by the usage of the display. Measurements can also be taken throughout

the life of the display as the boosted code value 302 prevents the measurement period 304 from being visible to the user. Subpixels can be selected to be the target subpixel in any order. In one embodiment, they can be selected from top to bottom, according to the row scanning order of the display, and from left to right or right to left. In another embodiment, target subpixels can be selected at random positions in each row to prevent systematic bias due to factors such as temperature gradients.

[0051] Referring back to FIG. 2, voltage V_{out} is measured (in the first embodiment) or selected (in the second embodiment). Voltage V_{data} is known (in the first embodiment) or measured (in the second embodiment). Voltage V_{read} , the drop across the readout transistor, can be assumed to be constant as very little current flows through the readout transistor into the high input impedance of conversion circuit 171. Voltages PVDD and CV are selected. V_{EL} can therefore be calculated as

$$V_{EL} = (V_{out} + V_{read}) - CV \quad (\text{Eq. 2})$$

[0052] Variations in the characteristics of the drive transistors and EL devices in the EL subpixels are reflected in variations in the calculated V_{EL} . V_{EL} can thus be used as a status signal. Before mass-production of EL display 10, one or more representative devices can be characterized to produce a product model mapping V_{EL} for each subpixel to the corresponding transistor (V_{th} , mobility) and EL device (resistance, efficiency) characteristics. More than one product model can be created. For example, different regions of the display can have different product models. The product model can be stored in a lookup table or used as an algorithm.

[0053] In one embodiment, particularly useful for initial-nonuniformity compensation, a reference status signal level can be selected. This level can be the mean, minimum or maximum of the status signals for all subpixels, or another function as will be obvious to those skilled in the art. The compensator can compare each subpixel's respective status signal to the reference status signal level to determine how much compensation to apply. This can be useful when compensating for initial nonuniformity, in which case a second readout voltage measurement is not available. The compensator can use the product model with the measured V_{EL} values and the selected reference status signal level to produce the compensated code values.

[0054] In one embodiment for aging compensation according to the present invention, the difference ΔV_{EL} between V_{EL} at the second readout voltage measurement and V_{EL} at the first readout voltage measurement is used as the status signal. Amorphous silicon TFT aging and OLED aging are both proportional to the integrated current passed through the devices over time, so a model can be made correlating ΔV_{EL} with ΔV_{th} of the transistors and compensation performed. FIG. 6 shows an example of correlation between ΔV_{EL} on the abscissa and ΔV_{th} on the ordinate. This correlation can be incorporated into the product model by regression techniques known in the statistical art; curve 390 shows one possible spline fit.

[0055] In the case of FIG. 2, transistor and OLED aging require the compensated code value to be higher than the input code value by ΔV_{th} , and by a correction for the channel-length modulation of drive transistor 70 due to OLED voltage rise ΔV_{EL} , which reduces V_{ds} of drive transistor 70.

[0056] An additional effect in aging compensation is OLED efficiency loss. An example of the relationship between luminance efficiency and ΔV_{EL} for one device is shown in the graph in FIG. 7. By measuring the luminance decrease and its relationship to ΔV_{EL} with a given current, a change in corrected signal necessary to cause the EL emitter 50 to output a nominal luminance can be determined. This relationship can be incorporated in the product model.

[0057] To compensate for the changes or variations in characteristics of EL subpixel 60, one can use the status signals in an equation of the form:

$$V_{comp} = V_{data} + f_1(\Delta V_{EL}) + f_2(\Delta V_{EL}) + f_3(\Delta V_{EL}, V_{data}) \quad (\text{Eq. 3})$$

where V_{comp} is a voltage corresponding to the compensated code value necessary to maintain the desired luminance of EL subpixel 60, V_{data} is a voltage corresponding to the input code value, $f_1(\Delta V_{EL})$ is a correction for the change in threshold voltage, $f_2(\Delta V_{EL})$ is a correction for the change in EL resistance, and $f_3(\Delta V_{EL}, V_{data})$ is a correction for the change in EL efficiency. Function f_3 will be described further below. Functions f_1 , f_2 and f_3 are components of the product model. Using this equation, compensator 191 can control EL emitter 60 to achieve constant luminance output and increased lifetime at a given luminance. Because this method provides a respective correction for each EL subpixel in EL display 10, it will compensate for spatial variations in the characteristics of the plurality of EL subpixels.

[0058] FIG. 8 shows an example model of f_3 , referred to in Eq. 3. The efficiency of an OLED emitter depends not only on its age, represented by status signal ΔV_{EL} , but also on the level to which it is being driven, represented by V_{data} . FIG. 8 shows curves of efficiency versus drive level for seven different aging levels. The aging levels are identified, as known

in the art, as "Txx", where "xx" is the percent efficiency at a specified test level, in this case 20 mA/cm². Compensator 191 can produce the compensated code value in response to the status signal and to the input code value to compensate correctly for the variations in the efficiency of the EL emitter at any drive level.

5 [0059] In a preferred embodiment, the invention is employed in a display that includes Organic Light Emitting Diodes (OLEDs) which are composed of small molecule or polymeric OLEDs as disclosed in but not limited to U.S. Patent No. 4,769,292, by Tang et al., and U.S. Patent No. 5,061,569, by VanSlyke et al. Many combinations and variations of organic light emitting displays can be used to fabricate such a display. Referring to FIG. 2, when EL emitter 50 is an OLED emitter, EL subpixel 60 is an OLED subpixel.

10 [0060] Transistors 70, 80 and 90 can be amorphous silicon (a-Si) transistors, low-temperature polysilicon (LTPS) transistors, zinc oxide transistors, or other transistor types known in the art. They can be N-channel, P-channel, or any combination. The OLED can be a non-inverted structure (as shown) or an inverted structure in which EL emitter 50 is connected between first voltage source 140 and drive transistor 70.

15 **PARTS LIST**

[0061]

- 10 EL display
- 20 select line
- 20 30 readout line
- 35 data line
- 40 multiplexer
- 45 multiplexer-output line
- 50 EL device
- 25 60 EL subpixel
- 70 drive transistor
- 75 capacitor
- 80 readout transistor
- 85 input line
- 30 90 select transistor
- 93 converted-data line
- 94 status line
- 95 control line
- 140 first voltage source
- 35 150 second voltage source
- 155 source driver
- 170 measurement circuit
- 171 conversion circuit
- 180 low-pass filter
- 40 185 analog-to-digital converter
- 190 processor
- 191 compensator
- 195 memory
- 200 voltage comparator
- 45 201 reference voltage source
- 202 trigger line
- 203 test signal generator
- 204 measurement controller
- 210 ΔV_{th}
- 50 220 ΔV_{EL}
- 230 subpixel I-V characteristic
- 240 subpixel I-V characteristic
- 301 input code value period
- 302 boosted code value period
- 55 303 delay time
- 304 measurement time
- 305 test voltage
- 306 sequence of test voltages

- 307 row time
- 308 frame time
- 310 step
- 320 step
- 5 330 step
- 340 step
- 350 step
- 360 step
- 370 step
- 10 380 decision step
- 390 curve
- 409 compensated code value period

15 **Claims**

1. A method of providing drive transistor control signals to drive transistors (70) in a plurality of electroluminescent (EL) subpixels (60) in a display (10), comprising:

- 20 (a) providing the display (10) comprising a plurality of EL subpixels (60), each subpixel (60) including a drive transistor (70) having a first electrode, a second electrode and a gate electrode, an EL emitter (50) having a first electrode and a second electrode, and a readout transistor (80) having a first electrode, a second electrode and a gate electrode;
- 25 (b) connecting the first electrode of each readout transistor (80) to the second electrode of the corresponding drive transistor (70) and to the first electrode of the corresponding EL emitter (50) and connecting the first electrode of each drive transistor (70) to a first voltage source (P_{VDD}) and the second electrode of each EL emitter (50) to a second voltage source (CV);
- (c) receiving for each subpixel (60) an input code value which commands a corresponding output from the respective subpixel,
- 30 (d) in each display frame, selecting a target subpixel (60);
- (e) providing to the gate electrode of the drive transistor of each subpixel, except the target subpixel, the respective input code value (301), and providing to the gate electrode of the drive transistor of the target subpixel a boosted code value (302) which commands a selected first amount higher output than the corresponding input code value (301);
- 35 (f) after a selected delay time, providing a selected test voltage (305) to the gate electrode of the drive transistor of the target subpixel and simultaneously measuring a readout voltage on the second electrode of the readout transistor (80) of the target subpixel to provide a status signal representing the characteristics of the drive transistor (70) and EL emitter (50) in the target subpixel;
- (g) using the status signal to provide a compensated code value for the target subpixel;
- 40 (h) providing a drive transistor control signal corresponding to the compensated code value to the drive transistor (70) of the target EL subpixel; and
- (i) repeating steps (d) through (h) in successive display frames, selecting each of the plurality of subpixels in turn as the target subpixel, to provide a respective drive transistor control signal to the drive transistor (70) in each of the plurality of EL subpixels (60),

45 **characterized in that**
the selected delay time is a selected percentage of a time in which the display frame is displayed, wherein the selected first amount is a percentage of the output commanded by the corresponding input code value, and wherein the selected first amount is the reciprocal of the selected percentage, so as to prevent measurements in the target subpixel from being visible by equalizing the light output of the target subpixel and the other subpixels.

2. The method of claim 1, wherein the EL emitter (50) is an OLED emitter, and/or wherein the drive transistor (70) is an amorphous silicon transistor.

55 3. The method of claim 1, further including
(j) providing a single readout line (30) connected to the second electrodes of the readout transistors (80) of all subpixels (60) for providing a readout voltage; and

(k) providing for each EL subpixel (60) a select line (20) connected to the gate electrode of the corresponding readout transistor (80).

4. The method of claim 1, wherein step (f) further includes providing an analog to digital converter (185) connected to the second electrode of the readout transistor (80) of the target subpixel, and wherein the analog to digital converter (185) is used in providing the aging signal.

5. The method of claim 1, wherein step (f) further comprises:

i) providing a voltage comparator (200) connected to the second electrode of the readout transistor (80) of the target subpixel for providing a trigger signal (202) indicating the readout voltage is at or above a selected reference voltage level (201);

ii) providing a test signal generator for sequentially providing a selected sequence of test voltages (305) to the gate electrode of the drive transistor (70) and to a measurement controller (204); and

iii) providing the measurement controller (204) for receiving the trigger signal (202) from the voltage comparator (200), and for using the corresponding test voltage to provide the aging signal to the compensator (191).

6. The method of claim 1, wherein the status signal represents variations in the characteristics of the drive transistor (70) and EL emitter (50) in the target subpixel caused by operation of the drive transistor (70) and EL emitter (50) in that subpixel over time.

7. The method of claim 1, wherein step (f) includes:

i) providing a memory (195);

ii) storing in the memory (195) a first readout voltage measurement of each subpixel (60);

iii) storing in the memory (195) a second readout voltage measurement of each subpixel (60); and

iv) using the stored first and second readout voltage measurements to provide the status signal to the compensator (191).

8. The method of claim 1, further comprising selecting a reference status signal level (201), and wherein step (g) includes using the reference status signal level (201) to provide the compensated code value for the target subpixel.

9. Apparatus for providing a drive transistor control signal to the gate electrode of a drive transistor (70) in a target electroluminescent (EL) subpixel (60), selected from a plurality of EL subpixels (60) in a display (10), comprising:

a) the target EL subpixel (60), which includes the drive transistor (70) having first, second and gate electrodes, an EL emitter (50) having first and second electrodes, and a readout transistor (80) having a first electrode connected to the second electrode of the drive transistor and having a second electrode, wherein the first electrode of the EL emitter (50) is connected to the second electrode of the drive transistor (70) and wherein the first electrode of the drive transistor (70) is connected to a first voltage source (PV_{DD}) and the second electrode of the EL emitter (50) is connected to a second voltage source (CV);

b) a measurement circuit (170) for measuring a readout voltage on the second electrode of the readout transistor (80) at different times to provide a status signal representing variations in the characteristics of the drive transistor (70) and EL emitter (50) caused by operation of the drive transistor (70) and EL emitter (50) over time;

c) a compensator (200) for receiving an input code value and producing a compensated code value in response to the status signal; and

d) means for providing, in each display frame, to the gate electrode of the drive transistor of each subpixel (60), except the target subpixel, the respective input code value (301), and providing to the gate electrode of the drive transistor of the target subpixel a boosted code value (302) which commands a selected first amount higher output than the corresponding input code value (301), and after a selected delay time, providing a selected test voltage (305) to the gate electrode of the drive transistor of the target subpixel and simultaneously measuring a readout voltage on the second electrode of the readout transistor (80) of the target subpixel to provide a status signal representing the characteristics of the drive transistor (70) and EL emitter (50) in the target subpixel; and

e) a source driver (155) for producing the drive transistor control signal in response to the compensated code value for driving the gate electrode of the drive transistor (70),

characterized in that

the selected delay time is a selected percentage of a time in which the display frame is displayed, wherein the

selected first amount is a percentage of the output commanded by the corresponding input code value, and wherein the selected first amount is the reciprocal of the selected percentage, so as to prevent measurements in the target subpixel from being visible by equalizing the light output of the target subpixel and the other subpixels.

- 5 10. The apparatus of claim 9, wherein the EL emitter (50) is an organic light-emitting diode (OLED) emitter, and/or wherein the drive transistor (70) is an amorphous silicon transistor.
11. The apparatus of claim 9, wherein the compensator (191) produces the compensated code value in response to the status signal and to the input code value to compensate for the variations in the efficiency of the EL emitter (50).
- 10 12. The apparatus of claim 9, wherein the measurement circuit (170) includes an analog to digital converter (185) for measuring the readout voltage, and/or wherein the measurement circuit (170) includes a memory (195) for storing a first readout voltage measurement and a second readout voltage measurement, and/or a voltage comparator (200).
- 15 13. The apparatus of claim 12, last alternative, wherein the voltage comparator (200) provides a trigger signal (202) indicating the readout voltage is at or above, or at or below, a selected reference voltage level (201), and further comprising:
- f) a test signal generator (203) for sequentially providing a selected sequence of test voltages to the gate electrode of the drive transistor (70) and to a measurement controller (204); and
- g) the measurement controller (204) for receiving the trigger signal (202) from the voltage comparator (200) and the corresponding test voltage from the test signal generator (203), and for using the corresponding test voltage to provide the status signal to the compensator (191).
- 25 14. The apparatus of claim 13, where the selected sequence of test voltages is a nonincreasing or nondecreasing sequence.
15. The apparatus of claim 13, wherein the drive transistor (70) has a threshold voltage, and wherein the selected reference voltage level (201) is less than the threshold voltage of the drive transistor (70).
- 30

Patentansprüche

- 35 1. Verfahren zum Bereitstellen von Antriebstransistorsteuersignalen für Antriebstransistoren (70) in einer Mehrzahl von elektrolumineszenten (EL) Subpixeln (60) in einem Display (10), das umfasst:
- (a) Bereitstellen des Displays (10), das eine Mehrzahl von EL Subpixeln (60) umfasst, wobei jedes Subpixel (60) einen Antriebstransistor (70) mit einer ersten Elektrode, einer zweiten Elektrode und einer Gateelektrode, einen EL Emittter (50) mit einer ersten Elektrode und einer zweiten Elektrode und einen Auslesetransistor (80) mit einer ersten Elektrode, einer zweiten Elektrode und einer Gateelektrode umfasst;
- (b) Verbinden der ersten Elektrode eines jeden Auslesetransistors (80) mit der zweiten Elektrode des entsprechenden Antriebstransistors (70) und mit der ersten Elektrode des entsprechenden EL Emitters (50) und Verbinden der ersten Elektrode eines jeden Antriebstransistors (70) mit einer ersten Spannungsquelle (PV_{DD}) und der zweiten Elektrode eines jeden EL Emitters (50) mit einer zweiten Spannungsquelle (CV);
- (c) Empfangen eines Eingabecodewerts für jedes Subpixel, der eine entsprechende Ausgabe von dem jeweiligen Subpixel befiehlt,
- (d) Auswählen eines Zielsubpixels (60) in jedem Displayfeld;
- (e) Bereitstellen des jeweiligen Eingabecodewerts (301) für die Gateelektrode des Antriebstransistors eines jeden Subpixels mit Ausnahme des Zielsubpixels und Bereitstellen eines verstärkten Codewerts (302), der eine um einen ausgewählten ersten Betrag höhere Ausgabe befiehlt als der entsprechende Eingabecodewert, für die Gateelektrode des Antriebstransistors des Zielsubpixels;
- (f) nach einer ausgewählten Verzögerungszeit, Bereitstellen einer ausgewählten Testspannung (305) für die Gateelektrode des Antriebstransistors des Zielsubpixels und gleichzeitiges Messen einer Auslesespannung an der zweiten Elektrode des Auslesetransistors (80) des Zielsubpixels, um ein Statussignal bereitzustellen, das die Eigenschaften des Antriebstransistors (70) und des EL Emitters (50) in dem Zielsubpixel charakterisiert;
- (g) Verwenden des Statussignals zum Bereitstellen eines kompensierten Codewerts für das Zielsubpixel;
- (h) Bereitstellen eines Antriebstransistorsteuersignals, das dem kompensierten Codewert entspricht, für den Antriebstransistor des Ziel-EL-Subpixels; und
- 50
- 55

(i) Wiederholen der Schritte (d) bis (h) in aufeinanderfolgenden Displayfeldern, Auswählen eines jeden Subpixels der Mehrzahl von Subpixeln der Reihe nach als das Zielsubpixel, um dem Antriebstransistor (70) in jedem der Mehrzahl von EL Subpixeln (60) ein jeweiliges Antriebstransistorsteuersignal bereitzustellen,

- 5 **dadurch gekennzeichnet, dass**
 die ausgewählte Verzögerungszeit ein ausgewählter Prozentsatz einer Zeit ist, in dem das Displayfeld angezeigt wird, wobei der ausgewählte erste Betrag ein Prozentsatz der durch den entsprechenden Eingabecodewert befohlenen Ausgabe ist, und wobei der ausgewählte erste Betrag der Reziprokwert des ausgewählten Prozentsatzes ist, so dass durch Ausgleichen der Lichtausgabe des Zielsubpixels und der anderen Subpixel verhindert wird, dass
 10 Messungen in dem Zielsubpixel sichtbar sind.
2. Verfahren nach Anspruch 1, bei dem der EL Emitter (50) ein OLED Emitter ist und/oder bei dem der Antriebstransistor (70) ein amorpher Siliziumtransistor ist.
- 15 3. Verfahren nach Anspruch 1, das ferner umfasst:
- (j) Bereitstellen einer einzigen Ausleseleitung (30), die mit den zweiten Elektroden der Auslesetransistoren (80) aller Subpixel (60) verbunden ist, um eine Auslesespannung bereitzustellen; und
 (k) Bereitstellen einer Auswahlleitung (20) für jedes EL Subpixel, die mit der Gateelektrode des entsprechenden Auslesetransistors (80) verbunden ist.
- 20 4. Verfahren nach Anspruch 1, bei dem der Schritt (f) ferner das Bereitstellen eines Analog/Digital-Wandlers (185) umfasst, der mit der zweiten Elektrode des Auslesetransistors (80) des Zielsubpixels verbunden ist, und bei dem der Analog/Digital-Wandler (185) dazu verwendet wird, das Alterungssignal bereitzustellen.
- 25 5. Verfahren nach Anspruch 1, bei dem der Schritt (f) ferner umfasst:
- i) Bereitstellen eines Spannungsvergleichers (200), der mit der zweiten Elektrode des Auslesetransistors (80) des Zielsubpixels verbunden ist, um ein Triggersignal (202) bereitzustellen, das anzeigt, dass die Auslesespannung bei oder über einem ausgewählten Referenzspannungslevel (201) liegt;
 30 ii) Bereitstellen eines Testsignalgenerators zum sequentiellen Bereitstellen einer ausgewählten Sequenz von Testspannungen (305) für die Gateelektrode des Antriebstransistors (70) und für eine Messsteuereinheit (204); und
 iii) Bereitstellen der Messsteuereinheit (204) zum Empfangen des Triggersignals von dem Spannungsvergleich-
 35 cher (200) und zum Verwenden der entsprechenden Testspannung zum Bereitstellen des Alterungssignals für den Kompensator (91).
6. Verfahren nach Anspruch 1, bei dem das Statussignal Variationen in den Eigenschaften des Antriebstransistors (70) und des EL Emitters (50) in dem Zielsubpixel charakterisiert, die durch den Betrieb des Antriebstransistors (70) und des EL Emitters (50) in diesem Subpixel im Laufe der Zeit verursacht werden.
- 40 7. Verfahren nach Anspruch 1, bei dem der Schritt (f) umfasst:
- i) Bereitstellen eines Speichers (195);
 45 ii) Speichern einer ersten Auslesespannungsmessung eines jeden Subpixels (60) in dem Speicher (195);
 iii) Speichern einer zweiten Auslesespannungsmessung eines jeden Subpixels (60) in dem Speicher (195); und
 iv) Verwenden der gespeicherten ersten und zweiten Auslesespannungsmessungen zum Bereitstellen des Statussignals für den Kompensator (191).
- 50 8. Verfahren nach Anspruch 1, das ferner das Auswählen eines Referenzstatussignallevels (201) umfasst, und bei dem der Schritt (g) das Verwenden des Referenzstatussignallevels (201) zum Bereitstellen des kompensierten Codewerts für das Zielsubpixel umfasst.
- 55 9. Gerät zum Bereitstellen eines Antriebstransistorsteuersignals für die Gateelektrode eines Antriebstransistors (70) in einem elektrolumineszenten (EL) Zielsubpixel (60), das aus einer Mehrzahl von EL Subpixeln (60) in einem Display (10) ausgewählt wurde, das umfasst:
- (a) das Ziel-EL-Subpixel (60), das den Antriebstransistor (70) mit ersten, zweiten und Gateelektroden, einen

EL Emitter (50) mit ersten und zweiten Elektroden und einen Auslesetransistor (80) umfasst, der eine mit der zweiten Elektrode des Antriebstransistors verbundene erste Elektrode und eine zweite Elektrode aufweist, wobei die erste Elektrode des EL Emitters (50) mit der zweiten Elektrode des Antriebstransistors (70) verbunden ist und wobei die erste Elektrode des Antriebstransistors (70) mit einer ersten Spannungsquelle (PV_{DD}) und die zweite Elektrode des EL Emitters (50) mit einer zweiten Spannungsquelle (CV) verbunden ist;

(b) einen Messschaltkreis (170) zum Messen einer Auslesespannung an der zweiten Elektrode des Auslesetransistors (80) zu unterschiedlichen Zeiten, um ein Statussignal bereitzustellen, das Variationen in den Eigenschaften des Antriebstransistors (70) und des EL Emitters (50) charakterisiert, die durch den Betrieb des Antriebstransistors (70) und des EL Emitters (50) im Laufe der Zeit verursacht werden;

(c) einen Kompensator (200) zum Empfangen eines Eingabecodewerts und zum Erzeugen eines kompensierten Codewerts in Reaktion auf das Statussignal; und

(d) eine Einrichtung zum Bereitstellen des jeweiligen Eingabecodewerts (301) für die Gateelektrode des Antriebstransistors eines jeden Subpixels (60) mit Ausnahme des Zielsubpixels in jedem Displayfeld und zum Bereitstellen eines verstärkten Codewerts (302), der eine um einen ausgewählten ersten Betrag höhere Ausgabe befiehlt als der entsprechende Eingabecodewert, für die Gateelektrode des Antriebstransistors des Zielsubpixels und, nach einer ausgewählten Verzögerungszeit, zum Bereitstellen einer ausgewählten Testspannung (305) für die Gateelektrode des Antriebstransistors des Zielsubpixels und zum gleichzeitigen Messen einer Auslesespannung an der zweiten Elektrode des Auslesetransistors (80) des Zielsubpixels, um ein Statussignal bereitzustellen, das die Eigenschaften des Antriebstransistors (70) und des EL Emitters (50) in dem Zielsubpixel charakterisiert; und

(e) einen Quellenantrieb (155) zum Erzeugen des Antriebstransistorsteuersignals in Reaktion auf den kompensierten Codewert zum Antreiben der Gateelektrode des Antriebstransistors (70),

dadurch gekennzeichnet, dass

die ausgewählte Verzögerungszeit ein ausgewählter Prozentsatz einer Zeit ist, in dem das Displayfeld angezeigt wird, wobei der ausgewählte erste Betrag ein Prozentsatz der durch den entsprechenden Eingabecodewert befohlenen Ausgabe ist, und wobei der ausgewählte erste Betrag der Reziprokwert des ausgewählten Prozentsatzes ist, so dass durch Ausgleichen der Lichtausgabe des Zielsubpixels und der anderen Subpixel verhindert wird, dass Messungen in dem Zielsubpixel sichtbar sind.

10. Gerät nach Anspruch 9, bei dem der EL Emitter (50) ein Emitter mit einer organischen Leuchtdiode (OLED) ist und/oder bei dem der Antriebstransistor (70) ein amorpher Siliziumtransistor ist.
11. Gerät nach Anspruch 9, bei dem der Kompensator (191) den kompensierten Codewert in Reaktion auf das Statussignal und auf den Eingabecodewert erzeugt, um die Variationen in der Effizienz des EL Emitters (50) zu kompensieren.
12. Gerät nach Anspruch 9, bei dem der Messschaltkreis (170) einen Analog/Digital-Wandler (185) zum Messen der Auslesespannung umfasst und/oder wobei der Messschaltkreis (170) einen Speicher (195) zum Speichern einer ersten Auslesespannungsmessung und einer zweiten Auslesespannungsmessung und/oder einen Spannungsvergleicher (200) umfasst.
13. Gerät nach Anspruch 12, letzte Alternative, bei dem der Spannungsvergleicher (200) ein Triggersignal (202) bereitstellt, das anzeigt, dass die Auslesespannung bei oder über oder bei oder unter einem ausgewählten Referenzspannungslevel (201) liegt und das ferner umfasst:
 - f) einen Testsignalgenerator (203) zum sequentiellen Bereitstellen einer ausgewählten Sequenz von Testspannungen (305) für die Gateelektrode des Antriebstransistors (70) und für eine Messsteuereinheit (204); und
 - g) die Messsteuereinheit (204) zum Empfangen des Triggersignals (202) von dem Spannungsvergleicher (200) und der entsprechenden Testspannung von dem Testsignalgenerator (203) und zum Verwenden der entsprechenden Testspannung zum Bereitstellen des Statussignals für den Kompensator (191).
14. Gerät nach Anspruch 13, bei dem die ausgewählte Sequenz von Testspannungen eine nicht zunehmende oder nicht abnehmende Sequenz ist.
15. Gerät nach Anspruch 13, bei dem der Antriebstransistor (70) eine Schwellspannung hat und wobei das ausgewählte Referenzspannungslevel (201) kleiner ist als die Schwellspannung des Antriebstransistors (70).

Revendications

1. Procédé de délivrance de signaux de commande de transistors d'attaque à des transistors d'attaque (70) dans une pluralité de sous-pixels (60) électroluminescents (EL) dans un afficheur (10), comprenant :

5

(a) la prévision de l'afficheur (10) comprenant une pluralité de sous-pixels (60) EL, chaque sous-pixel (60) incluant un transistor d'attaque (70) ayant une première électrode, une deuxième électrode et une électrode de grille, un émetteur (50) EL ayant une première électrode et une deuxième électrode, et un transistor de lecture (80) ayant une première électrode, une deuxième électrode et une électrode de grille ;

10

(b) la connexion de la première électrode de chaque transistor de lecture (80) à la deuxième électrode du transistor d'attaque (70) correspondant et à la première électrode de l'émetteur (50) EL correspondant et la connexion de la première électrode de chaque transistor d'attaque (70) à une première source de tension (PV_{DD}) et de la deuxième électrode de chaque émetteur (50) EL à une deuxième source de tension (CV) ;

15

(c) la réception pour chaque sous-pixel (60) d'une valeur de code d'entrée qui commande une sortie correspondante du sous-pixel respectif,

(d) dans chaque trame d'affichage, la sélection d'un sous-pixel (60) cible ;

(e) la délivrance à l'électrode de grille du transistor d'attaque de chaque sous-pixel, à l'exception du sous-pixel cible, de la valeur de code d'entrée respective (301), et la délivrance à l'électrode de grille du transistor d'attaque du sous-pixel cible d'une valeur de code améliorée (302) qui commande une première quantité sélectionnée de sortie supérieure à la valeur de code d'entrée correspondante (301) ;

20

(f) à la fin d'une durée de retard sélectionnée, la délivrance d'une tension de test sélectionnée (305) à l'électrode de grille du transistor d'attaque du sous-pixel cible et simultanément la mesure d'une tension de lecture sur la deuxième électrode du transistor de lecture (80) du sous-pixel cible pour délivrer un signal d'état représentant les caractéristiques du transistor d'attaque (70) et de l'émetteur (50) EL dans le sous-pixel cible ;

25

(g) l'utilisation du signal d'état pour délivrer une valeur de code compensée pour le sous-pixel cible ;

(h) la délivrance d'un signal de commande de transistor d'attaque correspondant à la valeur de code compensée au transistor d'attaque (70) du sous-pixel EL cible ; et

(i) la répétition des étapes (d) à (h) dans des trames d'affichage successives, la sélection de chacun de la pluralité de sous-pixels tour à tour comme le sous-pixel cible, pour délivrer un signal de commande de transistor d'attaque respectif au transistor d'attaque (70) dans chacun de la pluralité de sous-pixels (60) EL,

30

caractérisé en ce que

la durée de retard sélectionnée est un pourcentage sélectionné d'une durée pendant laquelle la trame d'affichage est affichée, dans lequel la première quantité sélectionnée est un pourcentage de la sortie commandée par la valeur de code d'entrée correspondante, et dans lequel la première quantité sélectionnée est la réciproque du pourcentage sélectionné, de façon à empêcher que des mesures dans le sous-pixel cible ne soient visibles en égalisant la sortie de lumière du sous-pixel cible et des autres sous-pixels.

35

2. Procédé selon la revendication 1, dans lequel l'émetteur (50) EL est un émetteur à OLED, et/ou dans lequel le transistor d'attaque (70) est un transistor au silicium amorphe.

40

3. Procédé selon la revendication 1, incluant en outre

(j) la prévision d'une ligne de lecture (30) unique connectée aux deuxièmes électrodes des transistors de lecture (80) de tous les sous-pixels (60) pour délivrer une tension de lecture ; et

45

(k) la prévision pour chaque sous-pixel (60) EL d'une ligne de sélection (20) connectée à l'électrode de grille du transistor de lecture (80) correspondant.

4. Procédé selon la revendication 1, dans lequel l'étape (f) inclut en outre la prévision d'un convertisseur analogique à numérique (185) connecté à la deuxième électrode du transistor de lecture (80) du sous-pixel cible, et dans lequel le convertisseur analogique à numérique (185) est utilisé pour délivrer le signal de vieillissement.

50

5. Procédé selon la revendication 1, dans lequel l'étape (f) comprend en outre :

i) la prévision d'un comparateur (200) de tension connecté à la deuxième électrode du transistor de lecture (80) du sous-pixel cible pour délivrer un signal de déclenchement (202) indiquant que la tension de lecture est égale ou supérieure à un niveau de tension de référence (201) sélectionné ;

55

ii) la prévision d'un générateur de signaux de test pour délivrer séquentiellement une séquence sélectionnée

de tensions de test (305) à l'électrode de grille du transistor d'attaque (70) et à un contrôleur (204) de mesure ; et
 iii) la prévision du contrôleur (204) de mesure pour recevoir le signal de déclenchement (202) du comparateur
 (200) de tension, et pour utiliser la tension de test correspondante pour délivrer le signal de vieillissement au
 compensateur (191).

5

6. Procédé selon la revendication 1, dans lequel le signal d'état représente des variations des caractéristiques du
 transistor d'attaque (70) et de l'émetteur (50) EL dans le sous-pixel cible causées par le fonctionnement du transistor
 d'attaque (70) et de l'émetteur (50) EL dans ce sous-pixel dans le temps.

10

7. Procédé selon la revendication 1, dans lequel l'étape (f) inclut :

i) la prévision d'une mémoire (195) ;

ii) le stockage dans la mémoire (195) d'une première mesure de tension de lecture de chaque sous-pixel (60) ;

iii) le stockage dans la mémoire (195) d'une deuxième mesure de tension de lecture de chaque sous-pixel (60) ; et

15

iv) l'utilisation des première et deuxième mesures de tension de lecture stockées pour délivrer le signal d'état
 au compensateur (191).

8. Procédé selon la revendication 1, comprenant en outre la sélection d'un niveau de référence de signal d'état (201),
 et dans lequel l'étape (g) inclut l'utilisation du niveau de référence de signal d'état (201) pour délivrer la valeur de
 code compensée pour le sous-pixel cible.

20

9. Appareil pour délivrer un signal de commande de transistor d'attaque à l'électrode de grille d'un transistor d'attaque
 (70) dans un sous-pixel (60) électroluminescent (EL) cible, sélectionné parmi une pluralité de sous-pixels (60) EL
 dans un afficheur (10), comprenant :

25

a) le sous-pixel (60) EL cible, qui inclut le transistor d'attaque (70) ayant des première et deuxième électrodes
 et une électrode de grille, un émetteur (50) EL ayant des première et deuxième électrodes, et un transistor de
 lecture (80) ayant une première électrode connectée à la deuxième électrode du transistor d'attaque et ayant
 une deuxième électrode, dans lequel la première électrode de l'émetteur (50) EL est connectée à la deuxième
 électrode du transistor d'attaque (70) et dans lequel la première électrode du transistor d'attaque (70) est
 connectée à une première source de tension (PV_{DD}) et la deuxième électrode de l'émetteur (50) EL est connectée
 à une deuxième source de tension (CV) ;

30

b) un circuit (170) de mesure pour mesurer une tension de lecture sur la deuxième électrode du transistor de
 lecture (80) à différents moments pour délivrer un signal d'état représentant des variations des caractéristiques
 du transistor d'attaque (70) et de l'émetteur (50) EL causées par le fonctionnement du transistor d'attaque (70)
 et de l'émetteur (50) EL dans le temps ;

35

c) un compensateur (200) pour recevoir une valeur de code d'entrée et produire une valeur de code compensée
 en réponse au signal d'état ; et

d) des moyens pour délivrer, dans chaque trame d'affichage, à l'électrode de grille du transistor d'attaque de
 chaque sous-pixel (60), à l'exception du sous-pixel cible, la valeur de code d'entrée respective (301), et délivrer
 à l'électrode de grille du transistor d'attaque du sous-pixel cible une valeur de code améliorée (302) qui com-
 mande une première quantité sélectionnée de sortie supérieure à la valeur de code d'entrée correspondante
 (301), et, à la fin d'une durée de retard sélectionnée, délivrer une tension de test sélectionnée (305) à l'électrode
 de grille du transistor d'attaque du sous-pixel cible et simultanément mesurer une tension de lecture sur la
 deuxième électrode du transistor de lecture (80) du sous-pixel cible pour délivrer un signal d'état représentant
 les caractéristiques du transistor d'attaque (70) et de l'émetteur (50) EL dans le sous-pixel cible ; et

40

e) un pilote (155) de source pour produire le signal de commande de transistor d'attaque en réponse à la valeur
 de code compensée pour piloter l'électrode de grille du transistor d'attaque (70),

45

caractérisé en ce que

la durée de retard sélectionnée est un pourcentage sélectionné d'une durée pendant laquelle la trame d'affichage
 est affichée, dans lequel la première quantité sélectionnée est un pourcentage de la sortie commandée par la valeur
 de code d'entrée correspondante, et dans lequel la première quantité sélectionnée est la réciproque du pourcentage
 sélectionné, de façon à empêcher que des mesures dans le sous-pixel cible ne soient visibles en égalisant la sortie
 de lumière du sous-pixel cible et des autres sous-pixels.

55

10. Appareil selon la revendication 9, dans lequel l'émetteur (50) EL est un émetteur à diodes électroluminescentes
 organiques (OLED), et/ou dans lequel le transistor d'attaque (70) est un transistor au silicium amorphe.

EP 2 351 012 B1

11. Appareil selon la revendication 9, dans lequel le compensateur (191) produit la valeur de code compensée en réponse au signal d'état et à la valeur de code d'entrée pour compenser les variations d'efficacité de l'émetteur (50) EL.

5 12. Appareil selon la revendication 9, dans lequel le circuit (170) de mesure inclut un convertisseur analogique à numérique (185) pour mesurer la tension de lecture, et/ou dans lequel le circuit (170) de mesure inclut une mémoire (195) pour stocker une première mesure de tension de lecture et une deuxième mesure de tension de lecture, et/ou un comparateur (200) de tension.

10 13. Appareil selon la revendication 12, dernière possibilité, dans lequel le comparateur (200) de tension délivre un signal de déclenchement (202) indiquant que la tension de lecture est égale ou supérieure, ou égale ou inférieure, à un niveau de référence de tension sélectionné (201), et comprenant en outre :

15 f) un générateur (203) de signaux de test pour délivrer séquentiellement une séquence sélectionnée de tensions de test à l'électrode de grille du transistor d'attaque (70) et à un contrôleur (204) de mesure ; et

g) le contrôleur (204) de mesure pour recevoir le signal de déclenchement (202) du comparateur (200) de tension et la tension de test correspondante du générateur (203) de signaux de test, et pour utiliser la tension de test correspondante pour délivrer le signal d'état au compensateur (191).

20 14. Appareil selon la revendication 13, où la séquence sélectionnée de tensions de test est une séquence non croissante ou non décroissante.

25 15. Appareil selon la revendication 13, dans lequel le transistor d'attaque (70) a une tension de seuil, et dans lequel le niveau de référence de tension sélectionné (201) est inférieur à la tension de seuil du transistor d'attaque (70).

30

35

40

45

50

55




FIG. 1




FIG. 2




FIG. 3A




FIG. 3B




FIG. 4A




FIG. 4B




FIG. 5A




FIG. 5B




FIG. 5C




FIG. 5D




FIG. 6




FIG. 7




FIG. 8




FIG. 9

REFERENCES CITED IN THE DESCRIPTION

This list of references cited by the applicant is for the reader's convenience only. It does not form part of the European patent document. Even though great care has been taken in compiling the references, errors or omissions cannot be excluded and the EPO disclaims all liability in this regard.

Patent documents cited in the description

- US 6414661 B1, Shen **[0005]**
- US 6504565 B1, Narita **[0006]**
- US 20020167474 A1, Everitt **[0007]**
- JP 2002278514 A, Numao **[0008]**
- US 20030122813 A1, Ishizuki **[0009]**
- US 6995519 B, Arnold **[0010]**
- US 20040100430 A1, Fruehauf **[0011]**
- US 6081073 A, Salam **[0013]**
- US 6473065 B1, Fan **[0014]**
- US 20050007392 A, Kasai **[0015]**
- US 2006158402 A1 **[0016]**
- US 2008111812 A1 **[0017]**
- US 4769292 A, Tang **[0059]**
- US 5061569 A, VanSlyke **[0059]**

Non-patent literature cited in the description

- Thin Film Transistors: Materials and Processes, vol. 2: Polycrystalline Thin Film Transistors. Kluwer Academic Publishers, 2004, vol. 2, 410-412 **[0012]**

专利名称(译)	用于电致发光显示器的补偿驱动信号		
公开(公告)号	EP2351012B1	公开(公告)日	2015-09-02
申请号	EP2009752517	申请日	2009-11-04
[标]申请(专利权)人(译)	全球OLED TECH		
申请(专利权)人(译)	全球OLED科技有限责任公司		
当前申请(专利权)人(译)	全球OLED科技有限责任公司		
[标]发明人	HAMER JOHN WILLIAM PARRETT GARY LEVEY CHARLES ISELIN		
发明人	HAMER, JOHN, WILLIAM PARRETT, GARY LEVEY, CHARLES, ISELIN		
IPC分类号	G09G3/32		
CPC分类号	G09G3/3225 G09G2320/0295 G09G2320/043 G09G2320/045		
优先权	12/272222 2008-11-17 US		
其他公开文献	EP2351012A1		
外部链接	Espacenet		

摘要(译)

对EL显示器的3T1C EL子像素(例如有机发光二极管(OLED)显示器)中的驱动晶体管和电致发光(EL)发射器的初始不均匀性或老化进行补偿。连接到EL发射器的读出晶体管用于读出发射器的电压并且补偿 ΔV_{th} , ΔV_{EL} , 并且使用模型执行OLED效率损失。通过以更高的亮度驱动目标子像素更短的时间, 然后使用帧中的剩余时间来测量, 在帧期间进行测量。可以使用A/D转换器或斜坡发生器和比较器进行测量。分别对每个子像素执行补偿。

