

(19)



(11)

EP 2 026 318 B1

(12)

EUROPEAN PATENT SPECIFICATION

(45) Date of publication and mention
of the grant of the patent:
20.08.2014 Bulletin 2014/34

(51) Int Cl.:
G09G 3/30 (2006.01) **G09G 3/20 (2006.01)**
H01L 51/50 (2006.01)

(21) Application number: **06834898.6**

(86) International application number:
PCT/JP2006/325186

(22) Date of filing: **18.12.2006**

(87) International publication number:
WO 2007/138729 (06.12.2007 Gazette 2007/49)

(54) ELECTRIC CURRENT DRIVING DISPLAY DEVICE

ANZEIGEVORRICHTUNG MIT ELEKTRISCHER STROMANSTEUERUNG

DISPOSITIF D'AFFICHAGE À COMMANDE EN COURANT ÉLECTRIQUE

(84) Designated Contracting States:
**AT BE BG CH CY CZ DE DK EE ES FI FR GB GR
HU IE IS IT LI LT LU LV MC NL PL PT RO SE SI
SK TR**

(30) Priority: **30.05.2006 JP 2006149142**

(43) Date of publication of application:
18.02.2009 Bulletin 2009/08

(73) Proprietor: **Sharp Kabushiki Kaisha
Osaka-shi, Osaka 545-8522 (JP)**

(72) Inventor: **SENDA, Takahiro
Nara 631-0061 (JP)**

(74) Representative: **Müller - Hoffmann & Partner
Patentanwälte
St.-Martin-Strasse 58
81541 München (DE)**

(56) References cited:
EP-A- 1 533 782 **WO-A1-01/06484**
JP-A- 2003 271 095 **JP-A- 2005 165 178**
JP-A- 2005 326 828 **JP-A- 2006 078 911**
JP-A- 2006 078 911 **JP-A- 2006 119 242**
US-A1- 2005 243 036 **US-A1- 2006 103 322**

• **SANG-MOO CHOI AND OH-KYONG KWON
DIVISION OF ELECTRICAL AND COMPUTER
ENGINEERING ET AL: "P-11: An Improved
Voltage Programmed Pixel Structure for Large
Size and High Resolution AM-OLED Displays"
2004 SID INTERNATIONAL SYMPOSIUM.
SEATTLE, WA, MAY 25 - 27, 2004; [SID
INTERNATIONAL SYMPOSIUM], SAN JOSE, CA :
SID, US, vol. XXXV, 25 May 2004 (2004-05-25),
pages 260-263, XP007012051**

EP 2 026 318 B1

Note: Within nine months of the publication of the mention of the grant of the European patent in the European Patent Bulletin, any person may give notice to the European Patent Office of opposition to that patent, in accordance with the Implementing Regulations. Notice of opposition shall not be deemed to have been filed until the opposition fee has been paid. (Art. 99(1) European Patent Convention).

Description

TECHNICAL FIELD

[0001] The present invention relates to a display device and more particularly to an electric current driving type display device such as an organic EL display or FED.

BACKGROUND ART

[0002] In recent years, there have been demands for thin, lightweight, fast response display devices, and accordingly, research and development for organic EL (Electro Luminescence) displays and FEDs (Field Emission Displays) have been actively conducted.

[0003] An organic EL element included in an organic EL display emits light with higher luminance as the voltage to be applied thereto is higher and the amount of current flowing therethrough is larger. However, the relationship between luminance and voltage of the organic EL element easily varies due to an influence such as drive time or ambient temperature. Hence, when a voltage control type drive scheme is adopted in an organic EL display, it is very difficult to suppress variations in the luminance of the organic EL element. In contrast to this, the luminance of the organic EL element is substantially proportional to current and this proportional relationship is less susceptible to external factors such as ambient temperature. Therefore, it is desirable to adopt an electric current control type drive scheme in the organic EL display.

[0004] Meanwhile, a pixel circuit and a drive circuit of a display device are composed using TFTs (Thin Film Transistors) made of amorphous silicon, low-temperature polycrystal silicon, CG (Continuous Grain) silicon, or the like. However, variations easily occur in TFT characteristics (e.g., threshold voltage and mobility). In view of this, a circuit that compensates for variations in TFT characteristics is provided in a pixel circuit of an organic EL display and by the action of this circuit, variations in the luminance of the organic EL element are suppressed.

[0005] Schemes to compensate for variations in TFT characteristics in an electric current driving type drive scheme are broadly divided into an electric current program scheme in which the amount of current flowing through a driving TFT is controlled by a current signal; and a voltage program scheme in which such an amount of current is controlled by a voltage signal. Use of the electric current program scheme enables to compensate for variations in threshold voltage and mobility and use of the voltage program scheme enables to compensate for only variations in threshold voltage.

[0006] However, the electric current program scheme has the following problems: first, since a very small amount of current is handled, it is difficult to design a pixel circuit and a drive circuit; and second, since it is susceptible to parasitic capacitance while a current signal is set, it is difficult to achieve a large-area circuit. On the

other hand, in the voltage program scheme, an influence of parasitic capacitance, etc., is little and a circuit design is also relatively simple. In addition, the influence exerted on the amount of current by variations in mobility is smaller than the influence exerted on the amount of current by variations in threshold voltage and the variations in mobility can be suppressed to a certain extent in a TFT fabrication process. Accordingly, even a display device adopting the voltage program scheme can obtain satisfactory display quality.

[0007] For an organic EL display adopting the electric current driving type drive scheme, a pixel circuit shown below has been conventionally known. Fig. 17 is a circuit diagram of a pixel circuit described in Patent Document 1. A pixel circuit 910 shown in Fig. 17 includes a driving TFT 911, switching TFTs 912 to 914, capacitors 915 and 916, and an organic EL element 917. All of the TFTs included in the pixel circuit 910 are of a p-channel type.

[0008] In the pixel circuit 910, the driving TFT 911, the switching TFT 914, and the organic EL element 917 are provided in series between a power supply wiring line Vp (potential is VDD) and a ground. The capacitor 915 and the switching TFT 912 are provided in series between a gate terminal of the driving TFT 911 and a data line Sj. The switching TFT 913 is provided between the gate and drain terminals of the driving TFT 911 and the capacitor 916 is provided between the gate terminal of the driving TFT 911 and the power supply wiring line Vp. A gate terminal of the switching TFT 912 is connected to a scanning line Gi, a gate terminal of the switching TFT 913 is connected to an auto-zero line AZi, and a gate terminal of the switching TFT 914 is connected to an illumination line ILi.

[0009] Fig. 18 is a timing chart of the pixel circuit 910. Before time t0, the potentials of the scanning line Gi and the auto-zero line AZi are controlled to a high level, the potential of the illumination line ILi is controlled to a low level, and the potential of the data line Sj is controlled to a reference potential Vstd. When at time t0 the potential of the scanning line Gi is changed to a low level, the switching TFT 912 is changed to a conduction state. Then, when at time t1 the potential of the auto-zero line AZi is changed to a low level, the switching TFT 913 is changed to a conduction state. Thus, the gate and drain terminals of the driving TFT 911 are equal in potential.

[0010] Then, when at time t2 the potential of the illumination line ILi is changed to a high level, the switching TFT 914 is changed to a non-conduction state. At this time, a current flows into the gate terminal of the driving TFT 911 from the power supply wiring line Vp through the driving TFT 911 and the switching TFT 913, and the gate terminal potential of the driving TFT 911 rises while the driving TFT 911 is in a conduction state. The driving TFT 911 is changed to a non-conduction state when the gate-source voltage becomes a threshold voltage Vth (negative value) (i.e., the gate terminal potential becomes (VDD + Vth)). Therefore, the gate terminal potential of the driving TFT 911 rises to (VDD + Vth).

[0011] Then, when at time t3 the potential of the auto-zero line AZi is changed to a high level, the switching TFT 913 is changed to a non-conduction state. At this time, a potential difference (VDD + Vth - Vstd) between the gate terminal of the driving TFT 911 and the data line Sj is held in the capacitor 915.

[0012] Then, when at time t4 the potential of the data line Sj is changed from the reference potential Vstd to a data potential Vdata, the gate terminal potential of the driving TFT 911 is changed by the same amount (Vdata - Vstd) and thus becomes

[0013] (VDD + Vth + Vdata - Vstd). Then, when at time t5 the potential of the scanning line Gi is changed to a high level, the switching TFT 912 is changed to a non-conduction state. At this time, a gate-source voltage (Vth + Vdata - Vstd) of the driving TFT 911 is held in the capacitor 916.

[0014] Then, when at time t6 the potential of the illumination line ILi is changed to a low level, the switching TFT 914 is changed to a conduction state. Thus, a current flows through the organic EL element 917 from the power supply wiring line Vp through the driving TFT 911 and the switching TFT 914. Although the amount of current flowing through the driving TFT 911 increases or decreases depending on the gate terminal potential (VDD + Vth + Vdata - Vstd), even when the threshold voltage Vth is different, if the potential difference (Vdata - Vstd) is the same, then the amount of current is the same. Therefore, regardless of the value of the threshold voltage Vth, a current of an amount according to the potential Vdata flows through the organic EL element 917 and thus the organic EL element 917 emits light with a luminance according to the data potential Vdata.

[0015] As such, according to the pixel circuit 910, variations in the threshold voltage of the driving TFT 911 can be compensated for and the organic EL element 917 is allowed to emit light with a desired luminance.

[0016] Fig. 19 is a circuit diagram of a pixel circuit described in Patent Document 2. A pixel circuit 920 shown in Fig. 19 includes a driving TFT 921, switching TFTs 922 to 925, a capacitor 926, and an organic EL element 927. The switching TFTs 923 and 925 are of an n-channel type and other TFTs are of a p-channel type.

[0017] In the pixel circuit 920, the driving TFT 921, the switching TFT 925, and the organic EL element 927 are provided in series between a power supply wiring line Vp and a common cathode Vcom (potentials are respectively VDD and VSS). The capacitor 926 and the switching TFT 922 are provided in series between a gate terminal of the driving TFT 921 and a data line Sj. Hereinafter, a connection point between the driving TFT 921 and the capacitor 926 is referred to as A and a connection point between the capacitor 926 and the switching TFT 922 is referred to as B. The switching TFT 923 is provided between the connection point B and the power supply wiring line Vp and the switching TFT 924 is provided between the connection point A and a drain terminal of the driving TFT 921. All gate terminals of the respective switching

TFTs 922 to 925 are connected to a scanning line Gi.

[0018] Fig. 20 is a timing chart of the pixel circuit 920. Before time t0, the potential of the scanning line Gi is controlled to a high level. When at time t0 the potential of the scanning line Gi is changed to a low level, the switching TFTs 922 and 924 are changed to a conduction state and the switching TFTs 923 and 925 are changed to a non-conduction state. Thus, the connection point B is disconnected from the power supply wiring line Vp and connected to the data line Sj through the switching TFT 922. Also, the gate and drain terminals of the driving TFT 921 obtain the same potential. Hence, a current flows into the gate terminal of the driving TFT 921 from the power supply wiring line Vp through the driving TFT 921 and the switching TFT 924, and the potential at the connection point A rises while the driving TFT 921 is in a conduction state. The driving TFT 921 is changed to a non-conduction state when the gate-source voltage becomes a threshold voltage Vth (negative value) (i.e., the potential at the connection point A becomes (VDD + Vth)). Therefore, the potential at the connection point A rises to (VDD + Vth).

[0019] Then, when at time t1 the potential of the data line Sj is changed from a data potential Vdata0 for the last time (a data potential written to a pixel circuit in an adjacent upper row) to a data potential Vdata for this time, the potential at the connection point B is changed to Vdata. Accordingly, the voltage between electrodes of the capacitor 926 immediately before time t2 is a potential difference (VDD + Vth - Vdata) between the connection point A and the connection point B.

[0020] Then, when at time t2 the potential of the scanning line Gi is changed to a high level, the switching TFTs 922 and 924 are changed to a non-conduction state and the switching TFTs 923 and 925 are changed to a conduction state. Thus, the gate terminal of the driving TFT 921 is disconnected from the drain terminal. Also, the connection point B is disconnected from the data line Sj and connected to the power supply wiring line Vp through the switching TFT 923. Thus, the potential at the connection point B is changed from Vdata to VDD and accordingly the potential at the connection point A is changed by the same amount (VDD - Vdata; hereinafter, referred to as VB) and thus becomes (VDD + Vth + VB).

[0021] After time t2, the switching TFT 925 goes into a conduction state and thus a current flows through the organic EL element 927 from the power supply wiring line Vp through the driving TFT 921 and the switching TFT 925. Although the amount of current flowing through the driving TFT 921 increases or decreases depending on the gate terminal potential (VDD + Vth + VB), even when the threshold voltage Vth is different, if the potential difference VB is the same, then the amount of current is the same. Therefore, regardless of the value of the threshold voltage Vth, a current of an amount according to the potential Vdata flows through the organic EL element 927 and thus the organic EL element 927 emits light with a luminance according to the data potential Vdata.

ta.

[0022] As such, according to the pixel circuit 920, as with the pixel circuit 910, variations in the threshold voltage of the driving TFT 921 can be compensated for and the organic EL element 927 is allowed to emit light with a desired luminance. In addition, the pixel circuit 920 has an advantage over the pixel circuit 910 in that the circuit size is smaller due to the absence of the capacitor 916, the auto-zero line AZi, and the illumination line ILi. Note that in the pixel circuit 920 in order to bring the driving TFT 921 of a p-channel type into a conduction state, the potential difference VB needs to be negative (i.e., Vdata > VDD).

[Patent Document 1] International Publication Pamphlet No. WO 98/48403

[Patent Document 2] Japanese Patent Application Laid-Open No. 2005-157308

[0023] JP 2006-078911 A refers to an active drive-type display device with a first switching element and a capacitor arranged in series between a scanning line and a control terminal of a driving transistor. A second switching element temporarily connects the capacitor electrode oriented to the scanning line with a first power supply wiring. A third switching element temporarily short-circuits the controls terminal and one of the drive terminals of the driving transistor. A fourth switching element temporarily connects the control terminal of the driving transistor to a second power supply wiring. During an initial period, the driving transistor, the second, the third and the fourth transistor are commonly turned on to allow a current flow between the first and the second voltage supply wiring for initializing the voltage at the control terminal of the driving transistor.

DISCLOSURE OF THE INVENTION

PROBLEMS TO BE SOLVED BY THE INVENTION

[0024] However, the pixel circuit 920 has a problem that it may not be able to properly compensate for variations in the threshold voltage of the driving TFT 921. For example, when almost no current flows through the driving TFT 921 in a previous frame (when black display is performed), the potential VA at the connection point A at time t0 in Fig. 20 is substantially (VDD + Vth). When the potential at the connection point B is changed from VDD to Vdata during the period from time t0 to time t1, accordingly, the potential at the connection point A is also changed. However, since, as described above, Vdata > VDD, if the potential at the connection point B rises from VDD to Vdata when the potential at the connection point A is substantially (VDD + Vth), then the potential at the connection point A becomes higher than (VDD + Vth). Due to this, the driving TFT 921 is controlled from a state in which almost no current is flown to a state in which further less current is flown, and thus, does not go into a

conduction state. In this case, variations in the threshold voltage of the driving TFT 921 cannot be compensated for by the above-described method.

[0025] Patent Document 2 also describes a pixel circuit 930 shown in Fig. 21, in addition to the pixel circuit 920. In the pixel circuit 930, gate terminals of respective switching TFTs 922 and 924 are connected to a scanning line Gi and gate terminals of respective switching TFTs 923 and 925 are connected to a control line Ei. According to the pixel circuit 930, by changing the switching TFT 924 to a conduction state and thereafter changing the switching TFT 925 to a non-conduction state, the gate terminal potential of a driving TFT 921 can be drawn to a potential VSS of a common cathode Vcom. At this time, since the driving TFT 921 goes into a conduction state, variations in the threshold voltage of the driving TFT 921 can be compensated for by the above-described method. Note that Patent Document 2 describes the configuration of the pixel circuit 930 but does not clearly indicate that the pixel circuit 930 is operated at the above-described timing.

[0026] However, if the pixel circuit 930 is operated at the above-described timing, when the gate terminal potential of the driving TFT 921 is drawn to the potential VSS of the common cathode Vcom, a current flows through an organic EL element 927 and thus the organic EL element 927 emits light. Since the gate terminal potential of the driving TFT 921 at this time cannot be precisely controlled externally, even if the pixel circuit 930 is externally controlled, unwanted light emission from the organic EL element 927 cannot be suppressed. Hence, when the pixel circuit 930 is operated at the above-described timing, it is difficult to perform precise grayscale display. When black display is performed, too, the organic EL element 927 emits light and thus the contrast of a display screen decreases.

[0027] In the pixel circuit 920, while the potential of the scanning line Gi is at a low level (during one horizontal scanning period), a process of compensating for variations in the threshold voltage of the driving TFT is completed. Therefore, the gate terminal potential of the driving TFT 921 (potential at the connection point A) needs to be changed from a previous potential to a potential (VDD + Vth) for a threshold state during one horizontal scanning period.

[0028] However, the potential VA at the connection point A at time t0 in Fig. 20 varies depending on a data potential written to the pixel circuit 920 last time. The potential at the connection point A is, for example, furthest from (VDD + Vth) when the organic EL element 927 emits light at the maximum luminance before time t0 and closest to (VDD + Vth) when the organic EL element 927 does not emit light before time t0. However, in either case, the potential at the connection point A needs to be changed to (VDD + Vth) during one horizontal scanning period. Hence, in a high definition display device in which one horizontal scanning period is short, it is difficult to precisely compensate for variations in the threshold volt-

age of a driving TFT.

[0029] An object of the present invention is therefore to provide a display device that properly compensates for variations in the threshold voltage of a drive element and prevents unwanted light emission from an electro-optical element. The object is achieved with the subject-matter of claim 1.

MEANS FOR SOLVING THE PROBLEMS

[0030] An aspect of the present invention is an electric current driving type display device including:

a plurality of pixel circuits arranged so as to correspond to respective intersections of a plurality of scanning lines and a plurality of data lines;
a scanning signal output circuit that selects a write-target pixel circuit using the scanning line; and
a display signal output circuit that provides potentials according to display data to the data lines, wherein each of the pixel circuits includes:

an electro-optical element provided between a first power supply wiring line and a second power supply wiring line;
a drive element provided in series with the electro-optical element and between the first power supply wiring line and the second power supply wiring line;
a capacitor having a first electrode connected to a control terminal of the drive element;
a first switching element provided between a second electrode of the capacitor and the data line;
a second switching element provided between the second electrode of the capacitor and a predetermined power supply wiring line;
a third switching element provided between the control terminal and one current input/output terminal of the drive element; and
a fourth switching element having one terminal connected to a third power supply wiring line and having an other terminal connected directly or through the third switching element to the control terminal of the drive element.

[0031] A potential that brings the drive element into a conduction state is applied to the third power supply wiring line.

[0032] The fourth switching element is provided between the third power supply wiring line and the control terminal of the drive element.

[0033] When writing to the pixel circuit, during a first period, the first and fourth switching elements are controlled to a conduction state and the second and third switching elements are controlled to a non-conduction state,
then, during a second period, the fourth switching ele-

ment is controlled to a non-conduction state and the third switching element is controlled to a conduction state, and then, during a third period, the first and third switching elements are controlled to a non-conduction state and the second switching element is controlled to a conduction state.

[0034] The fourth switching element may be provided between the third power supply wiring line and the control terminal of the drive element, the terminal being connected to the third switching element.

[0035] The second switching element may be provided between the first power supply wiring line and the second electrode of the capacitor.

[0036] A control terminal of the fourth switching element may be connected to the third power supply wiring line, and

a potential of the third power supply wiring line may be switched between a potential that brings the drive element into a conduction state and a potential that brings the fourth switching element into a non-conduction state.

[0037] The second switching element may be provided between the third power supply wiring line and the second electrode of the capacitor.

[0038] A potential of the third power supply wiring line may be configured to be controllable.

[0039] Each of the pixel circuits may further include a fifth switching element provided between the drive element and the electro-optical element.

[0040] When writing to the pixel circuit, a potential of the second power supply wiring line may be controlled such that an applied voltage to the electro-optical element is lower than a light-emission threshold voltage.

[0041] The electro-optical element includes an organic EL element.

[0042] The drive element and all of the switching elements in the pixel circuit may include thin-film transistors.

[0043] The drive element and all of the switching elements in the pixel circuit may include thin-film transistors of a same channel type.

EFFECT OF THE INVENTION

[0044] By applying a potential that brings the drive element into a conduction state to the third power supply wiring line and controlling the fourth switching element (or the third and fourth switching elements) to a conduction state, a potential of the third power supply wiring line is provided to the control terminal of the drive element and regardless of a previous state of the pixel circuit, the drive element can be surely set to a conduction state. Thus, when the third switching element is controlled to a conduction state, the drive element is reliably set to a threshold state (a state in which a threshold voltage is applied) and thus variations in the threshold voltage of the drive element can be properly compensated for.

[0045] Since the fourth switching element is provided between the third power supply wiring line and the control

terminal of the drive element, by controlling the fourth switching element to a conduction state, a potential of the third power supply wiring line can be provided to the control terminal of the drive element.

[0046] During the first period, a potential of the third power supply wiring line is provided to the first electrode of the capacitor, a potential according to display data (hereinafter, also referred to as a data potential) is provided to the second electrode of the capacitor, and a difference between these two potentials is held in the capacitor. During the second period, the potential of the first electrode of the capacitor changes until the drive element goes into a threshold state, and accordingly, the potential difference held in the capacitor is changed to a difference between the data potential and the threshold voltage of the drive element. During the third period, with the capacitor holding the above-described potential difference, the potential of the second electrode of the capacitor is changed from the data potential to a potential of a predetermined power supply wiring line. Thus, the control terminal potential of the drive element after that is a potential obtained by adding a difference between the potential of the predetermined power supply wiring line and the data potential to a potential at which the drive element goes into a threshold state. Therefore, even when the threshold voltage is different, if the data potential is the same, then the amount of current flowing through the drive element is the same. In this manner, variations in the threshold voltage of the drive element can be compensated for.

[0047] When the fourth switching element is provided between the third power supply wiring line and the current input/output terminal of the drive element and the terminal is connected to the third switching element, by controlling both the third and fourth switching elements to a conduction state, a potential of the third power supply wiring line can be provided to the control terminal of the drive element. Also, since the control terminal of the drive element is connected to the third power supply wiring line through the third and fourth switching elements, the number of switching elements connected to the control terminal of the drive element is smaller than the case in which the control terminal of the drive element is connected to the third power supply wiring line through the fourth switching element. Therefore, the control terminal potential of the drive element is less likely to fluctuate due to a less amount of leakage current flowing through a switching element. Thus, the luminance of the electro-optical element can be properly kept and display quality can be enhanced.

[0048] By controlling the second switching element to a conduction state, a potential of the first power supply wiring line can be provided to the second electrode of the capacitor. Hence, the potential of the control terminal of the drive element which is connected to the first electrode of the capacitor can be kept at a level according to display data.

[0049] By diode-connecting the fourth switching ele-

ment to the third power supply wiring line and switching the potential of the third power supply wiring line between predetermined levels, the fourth switching element can be switched to a conduction state and a non-conduction state and the drive element can be set to a conduction state. Accordingly, since a wiring line that controls the fourth switching element becomes unnecessary, the circuit size of the display device can be reduced.

[0050] By controlling the second switching element to a conduction state, a potential of the third power supply wiring line can be provided to the second electrode of the capacitor. Accordingly, the potential of the control terminal of the drive element which is connected to the first electrode of the capacitor can be kept at a level according to display data.

[0051] When the control terminal potential of the drive element increases or decreases according to a difference between a potential of the third power supply wiring line and a data potential, by controlling the potential of the third power supply wiring line, the luminance of all electro-optical elements can be uniformly adjusted. Accordingly, only by adding a small amount of circuit, without changing display data, a peak luminance adjustment can be easily performed.

[0052] By controlling the fifth switching element to a non-conduction state when writing to the pixel circuit, a current flowing through the electro-optical element from the drive element can be interrupted. Thus, the drive element can be properly set to a threshold state and unwanted light emission from the electro-optical element can be prevented.

[0053] By controlling the potential of the second power supply wiring line when writing to the pixel circuit, without providing a switching element between the first power supply wiring line and the second power supply wiring line, a current can be prevented from flowing through the electro-optical element. Thus, with a less amount of circuit, the drive element can be properly set to a threshold state and unwanted light emission from the electro-optical element can be prevented.

[0054] An organic EL display that properly compensates for variations in the threshold voltage of the drive element can be obtained.

[0055] By configuring the drive element and all switching elements in the pixel circuit using thin-film transistors, the pixel circuit can be easily fabricated with high precision.

[0056] By configuring the drive element and all switching elements in the pixel circuit using transistors of the same channel type, all transistors can be fabricated using the same masks and by the same process, enabling to lower the cost of the display device. In addition, since transistors of the same channel type can be arranged closer to each other than transistors of different channel types, a saved pixel circuit area can be utilized for other purposes.

BRIEF DESCRIPTION OF THE DRAWINGS

[0057]

Fig. 1 is a block diagram showing a configuration of a display device according to first to seventh (excluding fourth) embodiments of the present invention. Fig. 2 is a circuit diagram of a pixel circuit included in a display device according to the first embodiment of the present invention. Fig. 3 is a timing chart of the pixel circuit shown in Fig. 2. Fig. 4 is a circuit diagram of a pixel circuit included in a display device according to the second embodiment of the present invention. Fig. 5 is a timing chart of the pixel circuit shown in Fig. 4. Fig. 6 is a circuit diagram of a pixel circuit included in a display device according to a third example useful for understanding of the present invention. Fig. 7 is a timing chart of the pixel circuit shown in Fig. 6. Fig. 8 is a block diagram showing a configuration of a display device according to the fourth embodiment of the present invention. Fig. 9 is a circuit diagram of a pixel circuit included in the display device according to the fourth embodiment of the present invention. Fig. 10 is a timing chart of the pixel circuit shown in Fig. 9. Fig. 11 is a circuit diagram of a pixel circuit included in a display device according to the fifth embodiment of the present invention. Fig. 12 is a timing chart of the pixel circuit shown in Fig. 11. Fig. 13 is a circuit diagram of a pixel circuit included in a display device according to the sixth embodiment of the present invention. Fig. 14 is a timing chart of the pixel circuit shown in Fig. 13. Fig. 15 is a circuit diagram of a pixel circuit included in a display device according to a seventh example useful for understanding of the present invention. Fig. 16 is a timing chart of the pixel circuit shown in Fig. 15. Fig. 17 is a circuit diagram of a pixel circuit (first example) included in a conventional display device. Fig. 18 is a timing chart of the pixel circuit shown in Fig. 17. Fig. 19 is a circuit diagram of a pixel circuit (second example) included in a conventional display device. Fig. 20 is a timing chart of the pixel circuit shown in Fig. 19. Fig. 21 is a circuit diagram of a pixel circuit (third example) included in a conventional display device.

DESCRIPTION OF THE REFERENCE NUMERALS

[0058]

5 10 and 40: DISPLAY DEVICE
 11: DISPLAY CONTROL CIRCUIT
 12: GATE DRIVER CIRCUIT
 13: SOURCE DRIVER CIRCUIT
 14: REFERENCE SUPPLY ADJUSTMENT CIR-
 10 CUIT
 21: SHIFT REGISTER
 22: REGISTER
 23: LATCH CIRCUIT
 24: D/A CONVERTER
 15 48: REFERENCE POTENTIAL CONTROL CIR-
 CUIT
 100, 200, 300, 400, 500, 600, and 700: PIXEL CIR-
 CUIT
 110, 210, 310, 410, 510, 610, and 710: DRIVING TFT
 111 to 115, 211 to 214, 311 to 315, 411 to 415, 511
 20 to 515, 611 to 615, and 711 to 715: SWITCHING TFT
 120, 220, 320, 420, 520, 620, and 720: CAPACITOR
 130, 230, 330, 430, 530, 630, and 730: ORGANIC
 25 EL ELEMENT
 Vp: POWER SUPPLY WIRING LINE
 Vs: REFERENCE SUPPLY WIRING LINE
 Vcom: COMMON CATHODE
 CAi: CATHODE WIRING LINE
 Wi, Ri, and Ei: CONTROL LINE
 30 Gi: SCANNING LINE
 Sj: DATA LINE

BEST MODE FOR CARRYING OUT THE INVENTION

35 [0059] Display devices according to first to seventh embodiments and examples useful for understanding of the present invention will be described below with reference to Figs. 1 to 16. A display device according to each embodiment includes a pixel circuit including an electro-optical element, a drive element, a capacitor, and a plurality of switching elements. The pixel circuit includes an organic EL element as the electro-optical element; and a driving TFT and switching TFTs which are composed of CG silicon TFTs as the drive element and the switching elements. Note that the drive element and the switching elements can be composed of, for example, amorphous silicon TFTs or low-temperature polysilicon TFTs, in addition to CG silicon TFTs. By composing the drive element and the switching elements using TFTs, the pixel circuit can be easily fabricated with high precision.

40 [0060] The configuration of a CG silicon TFT is disclosed in Inukai, and seven others, "4.0-in. TFT-OLED Displays and a Novel Digital Driving Method", SID'00 Digest, pp. 924-927. A CG silicon TFT fabrication process is disclosed in Takayama, and five others, "Continuous Grain Silicon Technology and Its Applications for Active Matrix Display", AMD-LCD 2000, pp. 25-28. The configuration of an organic EL element is disclosed in Friend,

45

50

55

"Polymer Light-Emitting Diodes for use in Flat Panel Display", AM-LCD'01, pp. 211-214. Hence, description of these matters is omitted.

[0061] Fig. 1 is a block diagram showing a configuration of a display device according to the first to seventh (excluding the fourth) embodiments and examples useful for understanding the present invention. A display device 10 shown in Fig. 1 includes a plurality of pixel circuits A_{ij} (i is an integer greater than or equal to 1 and less than or equal to n and j is an integer greater than or equal to 1 and less than or equal to m); a display control circuit 11; a gate driver circuit 12; a source driver circuit 13; and a reference supply adjustment circuit 14. In the display device 10, a plurality of scanning lines G_i parallel to one another and a plurality of data lines S_j parallel to one another and orthogonal to the scanning lines G_i are provided. The pixel circuits A_{ij} are arranged in a matrix form so as to correspond to respective intersections of the scanning lines G_i and the data lines S_j .

[0062] In addition to this, in the display device 10, a plurality of control lines (W_i , R_i , etc., which are not shown) parallel to one another are arranged in parallel to the scanning lines G_i . The scanning lines G_i and the control lines are connected to the gate driver circuit 12 and the data lines S_j are connected to the source driver circuit 13. The gate driver circuit 12 and the source driver circuit 13 function as drive circuits for the pixel circuits A_{ij} .

[0063] The display control circuit 11 outputs a timing signal OE , a start pulse Y_1 , and a clock YCK to the gate driver circuit 12, outputs a start pulse SP , a clock CLK , display data DA , and a latch pulse LP to the source driver circuit 13, and outputs a voltage control signal PDA to the reference supply adjustment circuit 14.

[0064] The gate driver circuit 12 includes a shift register circuit, a logic operation circuit, and a buffer (none of which are shown). The shift register circuit sequentially transfers the start pulse Y_1 in synchronization with the clock YCK . The logic operation circuit performs a logic operation between a pulse outputted from each stage of the shift register circuit and the timing signal OE . An output from the logic operation circuit is provided to a corresponding scanning line G_i , corresponding control lines W_i , R_i , etc., through the buffer. As such, the gate driver circuit 12 functions as a scanning signal output circuit that selects a write-target pixel circuit using a corresponding scanning line G_i .

[0065] The source driver circuit 13 includes an m -bit shift register 21, a register 22, a latch circuit 23, and m D/A converters 24. The shift register 21 includes m cascade-connected one-bit registers. The shift register 21 sequentially transfers the start pulse SP in synchronization with the clock CLK and outputs timing pulses DLP from the registers of the respective stages. In accordance with output timing of the timing pulses DLP , the display data DA is supplied to the register 22. The register 22 stores the display data DA according to the timing pulses DLP . When an amount of the display data DA corresponding to one row is stored in the register 22, the dis-

play control circuit 11 outputs the latch pulse LP to the latch circuit 23. When the latch circuit 23 receives the latch pulse LP , the latch circuit 23 holds the display data stored in the register 22. The D/A converters 24 are provided to the data lines S_j on a one-to-one basis. The D/A converters 24 convert the display data held in the latch circuit 23 to analog signal voltages and provide the analog signal voltages to corresponding data lines S_j . As such, the source driver circuit 13 functions as a display signal output circuit that provides potentials according to display data to the data lines S_j .

[0066] Note that in order for the display device 10 to achieve reduction in size and cost, it is desirable that all or part of the gate driver circuit 12 and the source driver circuit 13 be formed on the same substrate as that for the pixel circuits A_{ij} , using CG silicon TFTs or polycrystalline silicon TFTs.

[0067] The reference supply adjustment circuit 14 adjusts the level of a potential (hereinafter, referred to as the reference potential V_{std}) to be applied to a reference supply wiring line V_s , based on the voltage control signal PDA . All of the pixel circuits A_{ij} are connected to the reference supply wiring line V_s and receive a supply of the reference potential V_{std} from the reference supply adjustment circuit 14. Though not shown in Fig. 1, in a region where the pixel circuits A_{ij} are arranged, a power supply wiring line V_p and a common cathode V_{com} (or a cathode wiring line CA_i) are arranged to supply a supply voltage to the pixel circuits A_{ij} .

[0068] The pixel circuits A_{ij} included in the display device according to each embodiment will be described in detail below. In the following description, a high-level potential provided to a gate terminal of a switching TFT is referred to as GH and a low-level potential is referred to as GL . Also, although in the following description the channel type of each TFT is fixedly determined, provided that an appropriate control signal can be supplied to a gate terminal of each TFT, each TFT may be of either a p-channel type or an n-channel type.

(First Embodiment)

[0069] Fig. 2 is a circuit diagram of a pixel circuit included in a display device according to the first embodiment of the present invention. A pixel circuit 100 shown in Fig. 2 includes a driving TFT 110, switching TFTs 111 to 115, a capacitor 120, and an organic EL element 130. The switching TFTs 111 and 114 are of an n-channel type and other TFTs are of a p-channel type.

[0070] The pixel circuit 100 is connected to a power supply wiring line V_p , a reference supply wiring line V_s , a common cathode V_{com} , a scanning line G_i , control lines W_i and R_i , and a data line S_j . Of them, to the power supply wiring line V_p (first power supply wiring line) and the common cathode V_{com} (second power supply wiring line) are respectively applied fixed potentials VDD and VSS and to the reference supply wiring line V_s (third power supply wiring line) is applied a reference potential V_{std}

obtained by the reference supply adjustment circuit 14. The common cathode V_{com} serves as a common electrode for all organic EL elements 130 in the display device.

[0071] In the pixel circuit 100, on a path connecting the power supply wiring line V_p to the common cathode V_{com} , in order from the side of the power supply wiring line V_p , the driving TFT 110, the switching TFT 115, and the organic EL element 130 are provided in series. One electrode of the capacitor 120 is connected to a gate terminal of the driving TFT 110. Between the other electrode of the capacitor 120 and the data line S_j , the switching TFT 111 is provided. Hereinafter, a connection point between the driving TFT 110 and the capacitor 120 is referred to as A and a connection point between the capacitor 120 and the switching TFT 111 is referred to as B. The switching TFT 112 is provided between the connection point B and the power supply wiring line V_p , the switching TFT 113 is provided between the connection point A and a drain terminal of the driving TFT 110, and the switching TFT 114 is provided between the connection point A and the reference supply wiring line V_s .

[0072] Gate terminals of the respective switching TFTs 111, 112, and 115 are connected to the scanning line G_i , a gate terminal of the switching TFT 113 is connected to the control line W_i , and a gate terminal of the switching TFT 114 is connected to the control line R_i . The potentials of the scanning line G_i and the control lines W_i and R_i are controlled by the gate driver circuit 12 and the potential of the data line S_j is controlled by the source driver circuit 13.

[0073] Fig. 3 is a timing chart of the pixel circuit 100. Fig. 3 shows changes in potentials applied to the scanning line G_i , the control lines W_i and R_i , and the data line S_j and changes in potentials at the connection points A and B. In Fig. 3, the period from time t_0 to time t_5 corresponds to one horizontal scanning period. With reference to Fig. 3, the operation of the pixel circuit 100 will be described below.

[0074] Before time t_0 , the potentials of the scanning line G_i and the control line R_i are controlled to GL (low level), the potential of the control line W_i is controlled to GH (high level), and the potential of the data line S_j is controlled to a level according to display data for the last time (display data written to a pixel circuit in an adjacent upper row). Thus, the switching TFTs 112 and 115 are in a conduction state and the switching TFTs 111, 113, and 114 are in a non-conduction state. The potential at the connection point A is a potential according to display data written to the pixel circuit 100 last time and the potential at the connection point B is VDD .

[0075] When at time t_0 the potential of the scanning line G_i is changed to GH , the switching TFT 111 is changed to a conduction state and the switching TFTs 112 and 115 are changed to a non-conduction state. Since, while the potential of the scanning line G_i is GH (during the period from time t_0 to time t_5), the switching TFT 115 is in a non-conduction state, a current does not

flow through the organic EL element 130 and thus the organic EL element 130 does not emit light.

[0076] While the potential of the scanning line G_i is GH , the potential of the data line S_j is controlled to a potential of a level according to display data for this time (hereinafter, referred to as the data potential V_{data}). During this period, the connection point B is connected to the data line S_j through the switching TFT 111, and thus, the potential at the connection point B is V_{data} . During the period from time t_0 to time t_1 , the switching TFTs 113 and 114 are in a non-conduction state, and thus, when the potential at the connection point B is changed from VDD to V_{data} , the potential at the connection point A is also changed by the same amount ($V_{data} - VDD$).

[0077] Then, when at time t_1 the potential of the control line R_i is changed to GH , the switching TFT 114 is changed to a conduction state. Thus, the connection point A is connected to the reference supply wiring line V_s through the switching TFT 114 and thus the potential at the connection point A is changed to V_{std} . At this time, since the connection point B is connected to the data line S_j through the switching TFT 111, even when the potential at the connection point A is changed, the potential at the connection point B remains at V_{data} .

[0078] The reference potential V_{std} of the reference supply wiring line V_s is determined such that the driving TFT 110 goes into a conduction state when the reference potential V_{std} is applied to the gate terminal. Hence, after time t_1 , the driving TFT 110 is surely in a conduction state. Note that even when the driving TFT 110 goes into a conduction state, while the switching TFT 115 is in a non-conduction state, a current does not flow through the organic EL element 130 and thus the organic EL element 130 does not emit light.

[0079] Then, when at time t_2 the potential of the control line R_i is changed to GL , the switching TFT 114 is changed to a non-conduction state. Thus, the connection point A is disconnected from the reference supply wiring line V_s and thus the potential at the connection point A is fixed. At this time, a potential difference ($V_{std} - V_{data}$) between the connection points A and B is held in the capacitor 120.

[0080] Then, when at time t_3 the potential of the control line W_i is changed to GL , the switching TFT 113 is changed to a conduction state. Thus, the gate and drain terminals of the driving TFT 110 are short-circuited, whereby the driving TFT 110 forms a diode connection. During the period from time t_1 to time t_2 , the reference potential V_{std} is applied to the connection point A and after time t_2 too, the potential at the connection point A is kept at V_{std} by the capacitor 120. Therefore, after time t_3 too, the driving TFT 110 is surely in a conduction state.

[0081] A current flows into the connection point A from the power supply wiring line V_p through the driving TFT 110 and the switching TFT 113, and the potential at the connection point A (gate terminal potential of the driving TFT 110) rises while the driving TFT 110 is in a conduction state. The driving TFT 110 is changed to a non-con-

duction state when the gate-source voltage becomes a threshold voltage V_{th} (negative value) (i.e., the potential at the connection point A becomes $(VDD + V_{th})$). Therefore, the potential at the connection point A rises to $(VDD + V_{th})$ and the driving TFT 110 goes into a threshold state (a state in which a threshold voltage is applied between the gate and the source).

[0082] Then, when at time t_4 the potential of the control line W_i is changed to GH , the switching TFT 113 is changed to a non-conduction state. At this time, a potential difference $(VDD + V_{th} - V_{data})$ between the connection points A and B is held in the capacitor 120.

[0083] Then, when at time t_5 the potential of the scanning line G_i is changed to GL , the switching TFTs 112 and 115 are changed to a conduction state and the switching TFT 111 is changed to a non-conduction state. Thus, the connection point B is disconnected from the data line S_j and connected to the power supply wiring line V_p through the switching TFT 112. Hence, the potential at the connection point B is changed from V_{data} to VDD and accordingly the potential at the connection point A is also changed by the same amount $(VDD - V_{data})$; hereinafter, referred to as VB) and becomes $(VDD + V_{th} + VB)$.

[0084] After time t_5 , the switching TFT 115 is in a conduction state and thus a current flows through the organic EL element 130 from the power supply wiring line V_p through the driving TFT 110 and the switching TFT 115. Although the amount of current flowing through the driving TFT 110 increases or decreases depending on the gate terminal potential $(VDD + V_{th} + VB)$, even when the threshold voltage V_{th} is different, if the potential difference VB ($= VDD - V_{data}$) is the same, then the amount of current is the same. Therefore, regardless of the value of the threshold voltage V_{th} of the driving TFT 110, a current of an amount according to the data potential V_{data} flows through the organic EL element 130 and thus the organic EL element 130 emits light with a specified luminance.

[0085] In the above-described operation, after the switching TFT 114 is changed to a non-conduction state at time t_2 , at time t_3 the switching TFT 113 is changed to a conduction state. Thus, a current is prevented from flowing into the reference supply wiring line V_s from the power supply wiring line V_p through the driving TFT 110 and the switching TFTs 113 and 114 and thus the potential of the reference supply wiring line V_s can be kept stable. In addition, since the potential difference held in the capacitor 120 at time t_2 does not change, variations in threshold voltage can be precisely compensated for.

[0086] In the above-described operation, after the switching TFT 113 is changed to a non-conduction state at time t_4 , at time t_5 the switching TFT 111 is changed to a non-conduction state and the switching TFT 112 is changed to a conduction state. Thus, a current is prevented from flowing into the connection point A from the power supply wiring line V_p through the driving TFT 110 and the switching TFT 113 and thus the gate terminal

potential of the driving TFT 110 can be kept precisely.

[0087] As described above, according to the display device according to the present embodiment, by applying the reference potential V_{std} that brings the driving TFT 110 into a conduction state to the reference supply wiring line V_s and controlling the switching TFT 114 to a conduction state, the reference potential V_{std} is provided to the gate terminal of the driving TFT 110 and regardless of a previous state of the pixel circuit, the driving TFT 110 can be surely set to a conduction state.

[0088] Therefore, when, after that, the switching TFT 113 is controlled to a conduction state and the switching TFT 115 is controlled to a non-conduction state, the driving TFT 110 can be reliably set to a threshold state and the current flowing through the organic EL element 130 from the driving TFT 110 can be interrupted. Thus, the driving TFT 110 can be properly set to a threshold state and unwanted light emission from the organic EL element 130 can be prevented. When unwanted light emission can be prevented, the contrast of a display screen improves and the lifetime of the organic EL element 130 is also extended.

[0089] In order to set the driving TFT 110 of a p-channel type to a conduction state, the reference potential V_{std} to be applied to the gate terminal needs to be lowered than the source terminal potential of the driving TFT 110 by an amount greater than or equal to the threshold voltage V_{th} . However, if the reference potential V_{std} is lowered too much, it takes time for the driving TFT 110 to go into a threshold state, and thus a process of compensating for variations in the threshold voltage of the driving TFT 110 may not be completed during one horizontal scanning period. Hence, it is desirable that the reference potential V_{std} be a potential as close to $(VDD + V_{th})$ as possible, provided that the reference potential V_{std} satisfies the condition that the driving TFT 110 goes into a conduction state when the reference potential V_{std} is provided to the gate terminal.

[0090] Since the pixel circuit 100 operates based on the reference potential V_{std} provided externally, the level of the reference potential V_{std} can be freely set using the reference supply adjustment circuit 14, etc. Therefore, according to the display device according to the present embodiment, by using the reference potential V_{std} close to $(VDD + V_{th})$, variations in the threshold voltage of the driving TFT can be compensated for in a short period of time.

[0091] Before the driving TFT 110 is brought into a threshold state, a potential difference $(V_{std} - V_{data})$ is held in the capacitor 120. This potential difference is the same for all pixel circuits. Thus, even if the driving TFT 110 cannot be completely set to a threshold state, variations in the luminance of the organic EL element can be made small.

55
(Second Embodiment)

[0092] Fig. 4 is a circuit diagram of a pixel circuit in-

cluded in a display device according to the second embodiment of the present invention. A pixel circuit 200 shown in Fig. 4 includes a driving TFT 210, switching TFTs 211 to 214, a capacitor 220, and an organic EL element 230. The switching TFTs 211 and 214 are of an n-channel type and other TFTs are of a p-channel type. [0093] The pixel circuit 200 is obtained by making a change to the pixel circuit 100 (Fig. 2) according to the first embodiment such that the switching TFT 115 is eliminated and a cathode terminal of the organic EL element 130 is connected to a cathode wiring line CAi (second power supply wiring line). In the pixel circuit 200, on a path connecting a power supply wiring line Vp to the cathode wiring line CAi, in order from the side of the power supply wiring line Vp, the driving TFT 210 and the organic EL element 230 are provided in series. Except for the above points, the configuration of the pixel circuit 200 is the same as that of the pixel circuit 100. The potential of the cathode wiring line CAi is controlled by a power supply switching circuit (not shown) included in the display device 10.

[0094] Fig. 5 is a timing chart of the pixel circuit 200. Fig. 5 shows changes in potentials applied to a scanning line Gi, control lines Wi and Ri, the cathode wiring line CAi, and a data line Sj and changes in potentials at connection points A and B. In Fig. 5, the period from time t0 to time t5 corresponds to one horizontal scanning period.

[0095] As shown in Fig. 5, the potential of the cathode wiring line CAi is controlled to a predetermined level Vch during the period from time t0 to time t5 and controlled to VSS during other times. The potential Vch is determined such that when a potential VDD is applied to one end of a circuit made by connecting the driving TFT 210 to the organic EL element 230 in series and the potential Vch is applied to the other end, an applied voltage to the organic EL element 230 is lower than a light-emission threshold voltage of the organic EL element 230. Hence, while the potential of the cathode wiring line CAi is Vch (during the period from time t0 to time t5), a current contributing to light emission does not flow through the organic EL element 230 and thus the organic EL element 230 does not emit light. Except for the above points, the operation of the pixel circuit 200 is the same as that of the pixel circuit 100.

[0096] As described above, in the display device according to the present embodiment, when writing to the pixel circuit, the potential of the cathode wiring line CAi is controlled to a level at which a current does not flow through the organic EL element 230. Therefore, even without providing a switching TFT on a path connecting the power supply wiring line Vp to the cathode wiring line CAi, the same effect (of properly compensating for variations in the threshold voltage of the driving TFT in a short period of time and preventing unwanted light emission from the organic EL element) as that obtained in the first embodiment can be obtained.

(Third Example)

[0097] Fig. 6 is a circuit diagram of a pixel circuit included in a display device according to the third example.

5 A pixel circuit 300 shown in Fig. 6 includes a driving TFT 310, switching TFTs 311 to 315, a capacitor 320, and an organic EL element 330. All of the TFTs included in the pixel circuit 300 are of a p-channel type.

[0098] The pixel circuit 300 is obtained by making a 10 change to the pixel circuit 100 (Fig. 2) according to the first embodiment such that the TFTs of an n-channel type are changed to TFT of a p-channel type and a gate terminal of each TFT is connected to an appropriate signal line. In the pixel circuit 300, gate terminals of the respective switching TFTs 311 and 313 are connected to a scanning line Gi, gate terminals of the respective switching TFTs 312 and 315 are connected to a control line Ei, and a gate terminal of the switching TFT 314 is connected to a control line Ri. Except for the above points, the configuration 15 of the pixel circuit 300 is the same as that of the pixel circuit 100. The potential of the control line Ei is controlled by the gate driver circuit 12.

[0099] Fig. 7 is a timing chart of the pixel circuit 300. Fig. 7 shows changes in potentials applied to the scanning line Gi, the control lines Ei and Ri, and a data line Sj and changes in potentials at connection points A and B. In Fig. 7, the period from time t0 to time t4 corresponds to one horizontal scanning period. With reference to Fig. 7, the operation of the pixel circuit 300 will be described 20 below.

[0100] Before time t0, the potentials of the scanning line Gi and the control line Ri are controlled to GH, the potential of the control line Ei is controlled to GL, and the potential of the data line Sj is controlled to a level according 25 to display data for the last time. Thus, the switching TFTs 312 and 315 are in a conduction state and the switching TFTs 311, 313, and 314 are in a non-conduction state. The potential at the connection point A is a potential according to display data written to the pixel 30 circuit 300 last time and the potential at the connection point B is VDD.

[0101] When at time t0 the potential of the control line Ei is changed to GH, the switching TFTs 312 and 315 are changed to a non-conduction state. Since, while the 45 potential of the control line Ei is GH (during the period from time t0 to time t4), the switching TFT 315 is in a non-conduction state, a current does not flow through the organic EL element 330 and thus the organic EL element 330 does not emit light.

[0102] While the potential of the control line Ei is GH, the potential of the data line Sj is controlled to a data potential Vdata. Since, during the period from time t0 to time t1, the connection points A and B are disconnected from wiring lines to which potentials are applied, the potentials at the connection points A and B become undefined (in fact, the potentials do not change from the level at time t0).

[0103] Then, when at time t1 the potentials of the scan-

ning line Gi and the control line Ri are changed to GL, the switching TFTs 311, 313, and 314 are changed to a conduction state. Thus, the connection point B is connected to the data line Sj through the switching TFT 311, and thus, the potential at the connection point B is changed to Vdata. Since the connection point A is connected to a reference supply wiring line Vs through the switching TFT 314, the potential at the connection point A is changed to Vstd. The reference potential Vstd of the reference supply wiring line Vs is, as with the first embodiment, determined such that the driving TFT 310 goes into a conduction state when the reference potential Vstd is applied to the gate terminal. Hence, after time t1, the driving TFT 310 is surely in a conduction state. Note that even when the driving TFT 310 goes into a conduction state, while the switching TFT 315 is in a non-conduction state, a current does not flow through the organic EL element 330 and thus the organic EL element 330 does not emit light.

[0104] On the other hand, when the switching TFT 313 goes into a conduction state, the gate and drain terminals of the driving TFT 310 are short-circuited, whereby the driving TFT 310 forms a diode connection. Hence, a current flows into the connection point A from a power supply wiring line Vp through the driving TFT 310 and the switching TFT 313 and thus the potential at the connection point A rises by an amount corresponding to the current flown into. Accordingly, the potential at the connection point A becomes, strictly speaking, a potential (Vstd + α) which is a little higher than the reference potential Vstd.

[0105] Then, when at time t2 the potential of the control line Ri is changed to GH, the switching TFT 314 is changed to a non-conduction state. Thus, the current flowing through the connection point A from the reference supply wiring line Vs through the switching TFT 314 is interrupted. Instead of this, a current flows into the connection point A from the power supply wiring line Vp through the driving TFT 310 and the switching TFT 313, and the potential at the connection point A (the gate terminal potential of the driving TFT 310) rises while the driving TFT 310 is in a conduction state. The driving TFT 310 is changed to a non-conduction state when the gate-source voltage becomes a threshold voltage Vth (negative value) (i.e., the potential at the connection point A becomes (VDD + Vth)). Therefore, the potential at the connection point A rises to (VDD + Vth) and the driving TFT 310 goes into a threshold state.

[0106] Then, when at time t3 the potential of the scanning line Gi is changed to GH, the switching TFTs 311 and 313 are changed to a non-conduction state. At this time, a potential difference (VDD + Vth - Vdata) between connection points A and B is held in the capacitor 320.

[0107] Then, when at time t4 the potential of the control line Ei is changed to GL, the switching TFTs 312 and 315 are changed to a conduction state. Thus, the connection point B is connected to the power supply wiring line Vp through the switching TFT 312. At this time, the potential at the connection point B is changed from Vdata to VDD

and accordingly the potential at the connection point A is changed by the same amount (VDD - Vdata; hereinafter, referred to as VB) and becomes (VDD + Vth + VB).

[0108] After time t4, the switching TFT 315 is in a conduction state and thus a current flows through the organic EL element 330 from the power supply wiring line Vp through the driving TFT 310 and the switching TFT 315. Although the amount of current flowing through the driving TFT 310 increases or decreases depending on the gate terminal potential (VDD + Vth + VB), even when the threshold voltage Vth is different, if the potential difference VB (= VDD - Vdata) is the same, then the amount of current is the same. Therefore, regardless of the value of the threshold voltage Vth of the driving TFT 310, a current of an amount according to the data potential Vdata flows through the organic EL element 330 and thus the organic EL element 330 emits light with a specified luminance.

[0109] As described above, in the pixel circuit 300, the driving TFT 310 and all of the switching TFTs 311 to 315 are composed of transistors of the same channel type. Even the display device according to the present example including such a pixel circuit 300 can obtain the same effect as that obtained in the first embodiment by supplying an appropriate control signal to the gate terminal of each TFT. In addition, since transistors of the same channel type can be fabricated using the same masks and by the same process, the cost of the display device can be reduced. Also, since transistors of the same channel type can be arranged closer to each other than transistors of different channel types, a saved pixel circuit area can be utilized for other purposes.

(Fourth Embodiment)

[0110] Fig. 8 is a block diagram showing a configuration of a display device according to the fourth embodiment of the present invention. A display device 40 shown in Fig. 8 is such that in the display device 10 shown in Fig. 1 the reference supply adjustment circuit 14 is replaced by a reference potential control circuit 48. In the display device 40, in order to supply a reference potential to pixel circuits Aij, instead of the reference supply wiring line Vs connected to all pixel circuits Aij, n control lines Ri connected to the respective rows of the pixel circuits Aij are used.

[0111] The reference potential control circuit 48 adjusts the levels of two types of reference potential (hereinafter, referred to as Vsh and Vsl) based on a voltage control signal PDA. The reference potential control circuit 48 is connected to the n control lines Ri and individually switches the potentials of the control lines Ri between Vsh and Vsl.

[0112] Fig. 9 is a circuit diagram of a pixel circuit included in the display device according to the fourth embodiment of the present invention. A pixel circuit 400 shown in Fig. 9 includes a driving TFT 410, switching TFTs 411 to 415, a capacitor 420, and an organic EL

element 430. The switching TFT 411 is of an n-channel type and other TFTs are of a p-channel type.

[0113] The pixel circuit 400 is obtained by making a change to the pixel circuit 100 (Fig. 2) according to the first embodiment such that the switching TFT 114 is changed to a TFT of a p-channel type and the changed TFT is diode-connected to a control line Ri. In the pixel circuit 400, both gate and drain terminals of the switching TFT 414 are connected to the control line Ri (third power supply wiring line). Except for the above points, the configuration of the pixel circuit 400 is the same as that of the pixel circuit 100.

[0114] Fig. 10 is a timing chart of the pixel circuit 400. Fig. 10 shows changes in potentials applied to a scanning line Gi, control lines Wi and Ri, and a data line Sj and changes in potentials at connection points A and B. In Fig. 10, the period from time t0 to time t5 corresponds to one horizontal scanning period. With reference to Fig. 10, differences in operation between the pixel circuit 400 and the pixel circuit 100 will be described below.

[0115] As shown in Fig. 10, the potential of the control line Ri is controlled to Vsl during the period from time t1 to time t2 and controlled to Vsh during other times. The reference potentials Vsh and Vsl are determined to satisfy conditions which will be described later.

[0116] When at time t1 the potential of the control line Ri is changed to Vsl, both a gate terminal potential and a drain terminal potential of the switching TFT 414 are changed to Vsl. The switching TFT 414 of a p-channel type goes into a conduction state when the gate-source voltage is lower than a threshold voltage (i.e., when the potential Vsl is lower than the potential at the connection point A by an amount greater than or equal to the threshold voltage of the switching TFT 414).

[0117] When the switching TFT 414 goes into a conduction state, a current flows out to the control line Ri from the connection point A through the switching TFT 414 and the potential at the connection point A drops while the switching TFT 414 is in a conduction state. The switching TFT 414 is changed to a non-conduction state when the gate-source voltage becomes a threshold voltage Vth' (negative voltage) (i.e., the potential at the connection point A becomes (Vsl - Vth')). Thus, the potential at the connection point A drops to (Vsl - Vth'). Furthermore, when the potential at the connection point A at this time is lower than the source terminal potential of the driving TFT 410 by an amount greater than or equal to the threshold voltage Vth (negative value) (i.e., when Vsl - Vth' < VDD + Vth is satisfied), the driving TFT 410 goes into a conduction state.

[0118] Hence, the reference potential Vsl is determined such that regardless of a previous potential at the connection point A, when the reference potential Vsl is applied to the gate terminal of the switching TFT 414, the switching TFT 414 goes into a conduction state and furthermore the driving TFT 410 goes into a conduction state. On the other hand, the reference potential Vsh is determined such that regardless of a previous potential

at the connection point A, when the reference potential Vsh is applied to the gate terminal of the switching TFT 414, the switching TFT 414 goes into a non-conduction state. By switching the potential of the control line Ri between Vsh and Vsl that satisfy these conditions, the driving TFT 410 can be set to a conduction state using only one control line.

[0119] As described above, in the pixel circuit 400, by switching the potential of the control line Ei between Vsh and Vsl with the switching TFT 414 being diode-connected to the control line Ri, the switching TFT 414 is switched to a conduction state and a non-conduction state and the driving TFT 410 can be set to a conduction state. Accordingly, even with the display device according to the present embodiment including the pixel circuit 400, the same effect as that obtained in the first embodiment can be obtained. In addition, since a wiring line that controls the switching TFT 414 becomes unnecessary, the circuit size of the display device can be reduced.

(Fifth Embodiment)

[0120] Fig. 11 is a circuit diagram of a pixel circuit included in a display device according to the fifth embodiment of the present invention. A pixel circuit 500 shown in Fig. 11 includes a driving TFT 510, switching TFTs 511 to 515, a capacitor 520, and an organic EL element 530. The switching TFTs 511 and 514 are of an n-channel type and other TFTs are of a p-channel type.

[0121] The pixel circuit 500 is obtained by making a change to the pixel circuit 100 (Fig. 2) according to the first embodiment such that the switching TFT 112 is connected to a reference supply wiring line Vs. In the pixel circuit 500, the switching TFT 512 is provided between a connection point B and the reference supply wiring line Vs. Except for the above points, the configuration of the pixel circuit 500 is the same as that of the pixel circuit 100.

[0122] Fig. 12 is a timing chart of the pixel circuit 500. Fig. 12 shows changes in potentials applied to a scanning line Gi, control lines Wi and Ri, and a data line Sj and changes in potentials at connection points A and B. In Fig. 12, the period from time t0 to time t5 corresponds to one horizontal scanning period. With reference to Fig. 12, differences in operation between the pixel circuit 500 and the pixel circuit 100 will be described below.

[0123] As shown in Fig. 12, the pixel circuit 500 operates in the same manner as the pixel circuit 100 during the period from time t0 to time t5. When at time t5 the potential of the scanning line Gi is changed to GL, the switching TFTs 512 and 515 are changed to a conduction state and the switching TFT 511 is changed to a non-conduction state. Thus, the connection point B is disconnected from the data line Sj and connected to the reference supply wiring line Vs through the switching TFT 512. Hence, the potential at the connection point B is changed from Vdata to Vstd and accordingly the potential at the connection point A is also changed by the same amount (Vstd - Vdata; hereinafter, referred to as VC) and

becomes (VDD + Vth + VC).

[0124] After time t5, the switching TFT 515 is in a conduction state and thus a current flows through the organic EL element 530 from a power supply wiring line Vp through the driving TFT 510 and the switching TFT 515. Although the amount of current flowing through the driving TFT 510 increases or decreases depending on the gate terminal potential (VDD + Vth + VC), even when the threshold voltage Vth is different, if the potential difference VC (= Vstd - Vdata) is the same, then the amount of current is the same. Therefore, regardless of the value of the threshold voltage Vth of the driving TFT 510, a current of an amount according to the potential Vdata applied to the data line Sj flows through the organic EL element 530 and thus the organic EL element 530 emits light with a specified luminance.

[0125] As described above, in the pixel circuit 500, the switching TFT 512 is provided between the connection point B and the reference supply wiring line Vs. Even with the display device according to the present embodiment including such a pixel circuit 500, the gate terminal potential of the driving TFT 510 can be kept at a level according to the data potential Vdata, and thus, the same effect as that obtained in the first embodiment can be obtained. In addition to this, according to the display device according to the present embodiment, a peak luminance adjustment for improving display quality can be easily performed, as shown below.

[0126] In order to perform a peak luminance adjustment in a conventional display device, there is a need, for example, to accumulate display data in a memory, etc., to determine a peak luminance, perform a conversion process according to the determined peak luminance on the display data, and provide a potential according to the converted display data to a pixel circuit. However, to perform these processes, there is a need to add a memory and an arithmetic circuit to a display control circuit or a source driver circuit and add a circuit that supports a peak luminance adjustment to an output portion of the source driver circuit. Therefore, adding a peak luminance adjustment function to a conventional display device greatly increases the cost and power consumption of the display device.

[0127] In contrast, in the display device according to the present embodiment, since the gate terminal potential of the driving TFT 510 is (VDD + Vth + VC) and the potentials VDD and Vth have fixed values, the luminance of the organic EL element 530 increases or decreases according to the potential difference VC (= Vstd - Vdata). Therefore, even without individually changing the data potential Vdata, by adjusting the reference potential Vstd according to the peak luminance by the reference supply adjustment circuit 14, the luminance of the organic EL element 530 can be uniformly adjusted. In this case, a circuit does not need to be added to an output portion of the source driver circuit. Thus, according to the display device according to the present embodiment, only by adding a small amount of circuit, without changing display

data, a peak luminance adjustment can be easily performed.

(Sixth Embodiment)

[0128] Fig. 13 is a circuit diagram of a pixel circuit included in a display device according to the sixth embodiment of the present invention. A pixel circuit 600 shown in Fig. 13 includes a driving TFT 610, switching TFTs 611 to 615, a capacitor 620, and an organic EL element 630. The switching TFTs 612, 614, and 615 are of a p-channel type and other TFTs are of an n-channel type.

[0129] The pixel circuit 600 is obtained by making a change to the pixel circuit 500 (Fig. 11) according to the fifth embodiment such that the driving TFT 510 and the switching TFT 513 are changed to TFT of an n-channel type, the switching TFT 514 is changed to a TFT of a p-channel type, and the arrangement order of elements on a path connecting a power supply wiring line Vp to a common cathode Vcom is changed. In the pixel circuit 600, on the path connecting the power supply wiring line Vp to the common cathode Vcom, in order from the side of the power supply wiring line Vp, the organic EL element 630, the switching TFT 615, and the driving TFT 610 are provided in series. Except for the above points, the configuration of the pixel circuit 600 is the same as that of the pixel circuit 500.

[0130] Fig. 14 is a timing chart of the pixel circuit 600. Fig. 14 shows changes in potentials applied to a scanning line Gi, control lines Wi and Ri, and a data line Sj and changes in potentials at connection points A and B. In Fig. 14, the period from time t0 to time t5 corresponds to one horizontal scanning period. With reference to Fig. 14, the operation of the pixel circuit 600 will be described below.

[0131] Before time t0, the potentials of the scanning line Gi and the control line Wi are controlled to GL, the potential of the control line Ri is controlled to GH, and the potential of the data line Sj is controlled to a level according to display data for the last time. Hence, the switching TFTs 612 and 615 are in a conduction state and the switching TFTs 611, 613, and 614 are in a non-conduction state. The potential at the connection point A is a potential according to data written to the pixel circuit 600 last time and the potential at the connection point B is Vstd.

[0132] When at time t0 the potential of the scanning line Gi is changed to GH, the switching TFT 611 is changed to a conduction state and the switching TFTs 612 and 615 are changed to a non-conduction state. Since, while the potential of the scanning line Gi is GH (during the period from time t0 to time t5), the switching TFT 615 is in a non-conduction state, a current does not flow through the organic EL element 630 and thus the organic EL element 630 does not emit light.

[0133] While the potential of the scanning line Gi is GH, the potential of the data line Sj is controlled to a data potential Vdata. During this period, the connection point

B is connected to the data line Sj through the switching TFT 611 and thus the potential at the connection point B becomes Vdata. Since, during the period from time t0 to time t1, the switching TFTs 613 and 614 are in a non-conduction state, when the potential at the connection point B is changed from Vstd to Vdata, the potential at the connection point A is also changed by the same amount (Vdata - Vstd).

[0134] Then, when at time t1 the potential of the control line Ri is changed to GL, the switching TFT 614 is changed to a conduction state. Thus, the connection point A is connected to the reference supply wiring line Vs through the switching TFT 614 and thus the potential at the connection point A is changed to Vstd. At this time, since the connection point B is connected to the data line Sj through the switching TFT 611, even when the potential at the connection point A is changed, the potential at the connection point B remains at Vdata.

[0135] The reference potential Vstd of the reference supply wiring line Vs is determined such that the driving TFT 610 goes into a conduction state when the reference potential Vstd is applied to the gate terminal. Hence, after time t1, the driving TFT 610 is surely in a conduction state. Note that even when the driving TFT 610 goes into a conduction state, while the switching TFT 615 is in a non-conduction state, a current does not flow through the organic EL element 630 and thus the organic EL element 630 does not emit light.

[0136] Then, when at time t2 the potential of the control line Ri is changed to GH, the switching TFT 614 is changed to a non-conduction state. Thus, the connection point A is disconnected from the reference supply wiring line Vs and thus the potential at the connection point A is fixed. At this time, a potential difference (Vstd - Vdata) between the connection points A and B is held in the capacitor 620.

[0137] Then, when at time t3 the potential of the control line Wi is changed to GH, the switching TFT 613 is changed to a conduction state. Thus, the gate and drain terminals of the driving TFT 610 are short-circuited, whereby the driving TFT 610 forms a diode connection. During the period from time t1 to time t2, the reference potential Vstd is applied to the connection point A and after time t2 too, the potential at the connection point A is kept at Vstd by the capacitor 620. Therefore, after time t3 too, the driving TFT 610 is surely in a conduction state.

[0138] Also, a current flows out to the common cathode Vcom from the connection point A through the switching TFT 613 and the driving TFT 610 and thus the potential at the connection point A (the gate terminal potential of the driving TFT 610) drops while the driving TFT 610 is in a conduction state. The driving TFT 610 is changed to a non-conduction state when the gate-source voltage becomes a threshold voltage Vth (positive value) (i.e., the potential at the connection point A becomes (VSS + Vth)). Hence, the potential at the connection point A drops to (VSS + Vth) and the driving TFT 610 goes into a threshold state.

[0139] Then, when at time t4 the potential of the control line Wi is changed to GL, the switching TFT 613 is changed to a non-conduction state. At this time, a potential difference (VSS + Vth - Vdata) between the connection points A and B is held in the capacitor 620.

[0140] Then, when at time t5 the potential of the scanning line Gi is changed to GL, the switching TFTs 612 and 615 are changed to a conduction state and the switching TFT 611 is changed to a non-conduction state. Thus, the connection point B is disconnected from the data line Sj and connected to a reference supply wiring line Vs through the switching TFT 612. Hence, the potential at the connection point B is changed from Vdata to Vstd and accordingly the potential at the connection point A is also changed by the same amount (Vstd - Vdata; hereinafter, referred to as VC) and becomes (VSS + Vth + VC).

[0141] After time t5, the switching TFT 615 is in a conduction state and thus the current flowing through the common cathode Vcom from the power supply wiring line Vp through the switching TFT 615 and the driving TFT 610 also flows through the organic EL element 630. Although the amount of current flowing through the driving TFT 610 increases or decreases depending on the gate terminal potential (VSS + Vth + VC), even when the threshold voltage Vth is different, if the potential difference VC (= Vstd - Vdata) is the same, then the amount of current is the same. Therefore, regardless of the value of the threshold voltage Vth of the driving TFT 610, a current of an amount according to the potential Vdata applied to the data line Sj flows through the organic EL element 630 and thus the organic EL element 630 emits light with a specified luminance.

[0142] As described above, the pixel circuit 600 includes the driving TFT 610 of an n-channel type. Even with the display device according to the present embodiment including such a pixel circuit 600, as with the fifth embodiment, the same effect as that obtained in the first embodiment and the effect of being able to easily perform a peak luminance adjustment can be obtained.

(Seventh Example)

[0143] Fig. 15 is a circuit diagram of a pixel circuit included in a display device according to the seventh example. A pixel circuit 700 shown in Fig. 15 includes a driving TFT 710, switching TFTs 711 to 715, a capacitor 720, and an organic EL element 730. The switching TFTs 711 and 714 are of an n-channel type and other TFTs are of a p-channel type.

[0144] The pixel circuit 700 is obtained by making a change to the pixel circuit 500 (Fig. 11) according to the fifth embodiment such that the switching TFT 514 is connected to a different point. In Fig. 15, a connection point between the driving TFT 710 and the switching TFTs 713 and 715 is referred to as C. In the pixel circuit 700, the switching TFT 714 is provided between the connection point C and a reference supply wiring line Vs. Except for

the above points, the configuration of the pixel circuit 700 is the same as that of the pixel circuit 500.

[0145] Fig. 16 is a timing chart of the pixel circuit 700. Fig. 16 shows changes in potentials applied to a scanning line G_i , control lines W_i and R_i , and a data line S_j and changes in potentials at connection points A and B. In Fig. 16, the period from time t_0 to time t_4 corresponds to one horizontal scanning period. With reference to Fig. 16, differences in operation between the pixel circuit 700 and the pixel circuit 500 will be described below.

[0146] The pixel circuit 700 operates in the same manner as the pixel circuit 500 (i.e., in the same manner as the pixel circuit 100) during the period from time t_0 to time t_1 . When at time t_1 the potential of the control line W_i is changed to GL and the potential of the control line R_i is changed to GH , the switching TFTs 713 and 714 are changed to a conduction state. Thus, the connection point A is connected to the reference supply wiring line V_s through the switching TFTs 713 and 714 and thus the potential at the connection point A is changed to V_{std} .

[0147] The reference potential V_{std} of the reference supply wiring line V_s is determined such that the driving TFT 710 goes into a conduction state when the reference potential V_{std} is applied to the gate terminal. Hence, after time t_1 , the driving TFT 710 is surely in a conduction state. Note that even when the driving TFT 710 goes into a conduction state, while the switching TFT 715 is in a non-conduction state, a current does not flow through the organic EL element 730 and thus the organic EL element 730 does not emit light.

[0148] Meanwhile, when the switching TFT 713 goes into a conduction state, the gate and drain terminals of the driving TFT 710 are short-circuited, whereby the driving TFT 710 forms a diode connection. Hence, a current flows into the connection point A from the power supply wiring line V_p through the driving TFT 710 and the switching TFT 713 and thus the potential at the connection point A rises by an amount corresponding to the current flown into. Accordingly, the potential at the connection point A becomes, strictly speaking, a potential ($V_{std} + \beta$) which is a little higher than V_{std} .

[0149] Then, when at time t_2 the potential of the control line R_i is changed to GL , the switching TFT 714 is changed to a non-conduction state. Thus, the current flowing into the connection point A from the reference supply wiring line V_s through the switching TFT 714 is interrupted. Instead of this, a current flows into the connection point A from the power supply wiring line V_p through the driving TFT 710 and the switching TFT 713, and the potential at the connection point A (the gate terminal potential of the driving TFT 710) rises while the driving TFT 710 is in a conduction state. The driving TFT 710 is changed to a non-conduction state when the gate-source voltage becomes a threshold voltage V_{th} (negative value) (i.e., the potential at the connection point A becomes ($V_{DD} + V_{th}$)). Thus, the potential at the connection point A rises to ($V_{DD} + V_{th}$) and the driving TFT 710 goes into a threshold state.

[0150] After time t_3 , the pixel circuit 700 operates in the same manner as the pixel circuit 500 does after time t_4 . After time t_4 , regardless of the value of the threshold voltage V_{th} of the driving TFT 710, a current of an amount according to the data potential V_{data} flows through the organic EL element 730 and thus the organic EL element 730 emits light with a specified luminance.

[0151] As described above, in the pixel circuit 700, the switching TFT 714 is connected to the reference supply wiring line V_s and the drain terminal of the driving TFT 710 (a current input/output terminal connected to the switching TFT 713).

[0152] Even with the display device according to the present example including such a pixel circuit 700, as with the fifth embodiment, the same effect as that obtained in the first embodiment and the effect of being able to easily perform a peak luminance adjustment can be obtained.

[0153] Generally, in a pixel circuit, since a leakage current flows through a switching element, a charge held in a capacitor increases or decreases while an electro-optical element emits light and thus there is a problem that the luminance of the electro-optical element varies with elapsed time. Here, the number of switching TFTs connected to the connection point A is one in the pixel circuit 700 while two in the pixel circuit 500. As such, since in the pixel circuit 700 the number of switching TFTs connected to the gate terminal of the driving TFT 710 is smaller, a leakage current is also little and a charge held in the capacitor 720 is also less likely to fluctuate. Hence, according to the display device according to the present example, fluctuations in the gate terminal potential of the driving TFT 710 can be suppressed and display quality can be enhanced.

[0154] Note that although the pixel circuit 700 is obtained by making a change to the pixel circuit 500 according to the fifth embodiment such that one terminal of a switching TFT is connected to the reference supply wiring line V_s , and the other terminal is connected to a drain terminal of a driving TFT, the same change may be made to the pixel circuits according to the first to fourth and sixth embodiments and example. Even with a display device including a pixel circuit to which a change has been made, as with the seventh example, fluctuations in the gate terminal potential of a driving TFT can be suppressed and display quality can be enhanced.

[0155] As described above, according to the display devices according to the embodiments and examples, variations in the threshold voltage of a driving TFT can be properly compensated for, unwanted light emission from an organic EL element can be prevented, the contrast of a display screen can be enhanced, and the lifetime of the organic EL element can be extended.

55 INDUSTRIAL APPLICABILITY

[0156] A display device of the present invention obtains the effect of being able to properly compensate for vari-

ations in the threshold voltage of a drive element and to prevent unwanted light emission from an electro-optical element, and thus, can be used in various display devices including electric current driving type display elements, such as an organic EL display and an FED.

5

Claims

1. An electric current driving type display device comprising:

a plurality of pixel circuits (100) arranged so as to correspond to respective intersections of a plurality of scanning lines (Gi) and a plurality of data lines (Sj);
 a scanning signal output circuit (12) that selects a write-target pixel circuit using the scanning line (Gi), a first control line (Wi) and a second control line (Ri); and
 a display signal output circuit (11) that provides potentials according to display data to the data lines (Sj), wherein
 each of the pixel circuits (100) includes:

15

an organic electroluminescent element (130) electrically arranged between a first power supply wiring line (Vp) and a second power supply wiring line (Vcom);
 a driving transistor (110) electrically arranged in series with the organic electroluminescent element (130) between the first power supply wiring line (Vp) and the second power supply wiring line (Vcom);
 a capacitor (120) having a first electrode connected to a control terminal of the driving transistor (110);
 a first switching element (111) electrically arranged between a second electrode of the capacitor (120) and the data line (Sj);
 a second switching element (112) electrically arranged between the second electrode of the capacitor (120) and the first or a third power supply wiring line (Vp, Vs);
 a third switching element (113) electrically arranged between the control terminal and one current input/output terminal of the driving transistor (110); and
 a fourth switching element (114) having one terminal connected to the third power supply wiring line (Vs) and having an other terminal connected to the control terminal of the driving transistor (110),

20

25

30

35

40

45

50

55

characterized in that

control terminals of the first and second switching elements (111, 112) are connected to the scanning line (Gi),

a control terminal of the fourth switching element (114) is connected to the second control line (Ri), and

a control terminal of the third switching element (113) is connected to the first control line (Wi) and

a reference potential supply circuit (14, 48) is configured to supply a potential to the third power supply wiring line (Vs) that is able to bring the driving transistor (110) into a conduction state, wherein

the scanning signal output circuit (12) and the reference supply circuit (14, 48) are configured such that, when writing to the pixel circuit (100), during a first period, the first and fourth switching elements (111, 114) are controlled to be in a conduction state and the second and third switching elements (112, 113) are controlled to be in a non-conduction state, so that the potential of the third power supply wiring line (Vs) can be provided to the control terminal of the driving transistor (110);

then, during a second period, the fourth switching element (114) is controlled to be in a non-conduction state and the third switching element (113) is controlled to be in a conduction state, wherein from the first to the second period, the third switching element (113) is controlled to be in the conduction state after the fourth switching element (114) has been controlled to be in the non-conduction state; and

then, during a third period, the first and third switching elements (111, 113) are controlled to be in a non-conduction state and the second switching element (112) is controlled to be in a conduction state.

2. The display device according to claim 1, wherein the second switching element (112) is electrically arranged between the first power supply wiring line (Vp) and the second electrode of the capacitor (120).

3. The display device according to claim 2, wherein the second control line (Ri) and the third power supply wiring line (Vs) are the same line, and a potential of the third power supply wiring line (Vs) is switched between a potential that brings the driving transistor (110) into a conduction state and a potential that brings the fourth switching element (114) into a non-conduction state.

4. The display device according to claim 1, wherein the second switching element (112) is electrically arranged between the third power supply wiring line (Vs) and the second electrode of the capacitor (120).

5. The display device according to claim 4, wherein a potential of the third power supply wiring line (Vs) is

configured to be controllable.

6. The display device according to claim 1, wherein each of the pixel circuits (100) further includes a fifth switching element (115) electrically arranged between the driving transistor (110) and the organic electroluminescent element (130). 5
7. The display device according to claim 1, wherein when writing to the pixel circuit (100), a potential of the second power supply wiring line (Vcom) is controlled such that an applied voltage to the organic electroluminescent element (130) is lower than a light-emission threshold voltage. 10
8. The display device according to claim 1, wherein the driving transistor (110) and all of the switching elements (111, 112, 113, 114, 115) in the pixel circuit (100) include thin-film transistors. 15

Patentansprüche

1. Stromgeführte Anzeigevorrichtung umfassend:

eine Vielzahl von Pixelschaltkreisen (100), die so angeordnet sind, dass diese zu entsprechenden Schnittpunkten einer Vielzahl von Scanleitungen (Gi) und einer Vielzahl von Datenleitungen (Sj) korrespondieren; 25
 einen Scansignalausgangsschaltkreis (12), welcher einen Schreib-Ziel-Pixelschaltkreis auswählt über die Scanleitung (Gi), eine erste Kontrollleitung (Wi) und eine zweite Kontrollleitung (Ri); und 30
 einen Anzeigesignalausgangsschaltkreis (11), welcher Potentiale entsprechend der Anzeige von Daten für die Datenleitungen (Sj) bereitstellt, wobei
 jeder der Pixelschaltkreise (100) umfasst: 40
 ein organisches elektrolumineszentes Element (130), welches elektrisch angeordnet ist zwischen einer ersten Stromversorgungsleitung (Vp) und einer zweiten Stromversorgungsleitung (Vcom); 45
 einen Treibertransistor (110), der elektrisch angeordnet ist in Serie mit dem organischen elektrolumineszenten Element (130) zwischen der ersten Stromversorgungsleitung (Vp) und der zweiten Stromversorgungsleitung (Vcom); 50
 einen Kondensator (120) mit einer ersten Elektrode, die verbunden ist mit einem Steuerungsanschluss des Treibertransistors (110); 55
 ein erstes Schaltelement (111), welches elektrisch angeordnet ist zwischen einer

zweiten Elektrode des Kondensators (120) und der Datenleitung (Sj);
 ein zweites Schaltelement (112), welches elektrisch angeordnet ist zwischen der zweiten Elektrode des Kondensators (120) und der ersten oder einer dritten Stromversorgungsleitung (Vp, Vs);
 ein drittes Schaltelement (113), welches elektrisch angeordnet ist zwischen dem Steuerungsanschluss und einem Stromeingangs-/ ausgangsanschluss des Treibertransistors (110);

und einem vierten Schaltelement (114), bei dem ein Anschluss verbunden ist mit der dritten Stromversorgungsleitung (Vs) und bei dem ein anderer Anschluss verbunden ist mit dem Steuerungsanschluss des Treibertransistors (110), **dadurch gekennzeichnet, dass**

Steuerungsanschlüsse des ersten und zweiten Schaltelements (111, 112) verbunden sind mit der Scanleitung (Gi),
 ein Steuerungsanschluss des vierten Schaltelements (114) verbunden ist mit der zweiten Steuerungsleitung (Ri), und
 ein Steuerungsanschluss des dritten Schaltelements (113) verbunden ist mit der ersten Steuerungsleitung (Wi) und einem Schaltkreis (14, 48) zur Bereitstellung eines Referenzpotentials, der so konfiguriert ist, dass dieser ein Potential für die dritte Stromversorgungsleitung (Vs) zur Verfügung stellt, welche befähigt ist, den Treibertransistor (110) in einen leitenden Zustand zu versetzen, wobei der Scansignalausgangsschaltkreis (12) und der Schaltkreis (14, 48) zur Bereitstellung des Referenzpotentials so konfiguriert sind, dass bei Schreiben auf den Pixelschaltkreis (100) während einer ersten Periode das erste und vierte Schaltelement (111, 114) so gesteuert sind, dass diese in einem leitenden Zustand sind und das zweite und dritte Schaltelement (112, 113) so gesteuert sind, dass diese in einem nichtleitenden Zustand sind, so dass das Potential der dritten Stromversorgungsleitung (Vs) bereitgestellt werden kann für den Steuerungsanschluss des Treibertransistors (110);
 sodann, während einer zweiten Periode, das vierte Schaltelement (114) so gesteuert ist, dass dieses in einem nichtleitenden Zustand ist und das dritte Schaltelement (113) so gesteuert ist, dass dieses in einem leitenden Zustand ist, wobei von der ersten zu der zweiten Periode das dritte Schaltelement (113) so gesteuert ist, dass dieses den leitenden Zustand erreicht. nachdem das vierte Schaltelement (114) so gesteuert wurde, dass dieses den nichtleitenden Zustand erreicht; und

danach, während einer dritten Periode, das erste und dritte Schaltelement (111, 113) so gesteuert werden, dass diese in einem nichtleitenden Zustand sind und das zweite Schaltelement (112) so gesteuert wird, dass dieses in einem leitenden Zustand ist. 5

2. Anzeigevorrichtung nach Anspruch 1, wobei das zweite Schaltelement (112) elektrisch angeordnet ist zwischen der ersten Stromversorgungsleitung (Vp) und der zweiten Elektrode des Kondensators (120). 10

3. Anzeigevorrichtung nach Anspruch 2, wobei die zweite Steuerungsleitung (Ri) und die dritte Stromversorgungsleitung (Vs) die gleiche Leitung sind, und ein Potential der dritten Stromversorgungsleitung (Vs) geschaltet wird zwischen einem Potential, welches den Treibertransistor (110) in einen leitenden Zustand bringt und einem Potential, welches das vierte Schaltelement (114) in einen nichtleitenden Zustand bringt. 15 20

4. Anzeigevorrichtung nach Anspruch 1, wobei das zweite Schaltelement (112) elektrisch angeordnet ist zwischen der dritten Stromversorgungsleitung (Vs) und der zweiten Elektrode des Kondensators (120). 25

5. Anzeigevorrichtung nach Anspruch 4, wobei ein Potential der dritten Stromversorgungsleitung (Vs) so konfiguriert ist, dass diese steuerbar ist. 30

6. Anzeigevorrichtung nach Anspruch 1, wobei jede der Pixelschaltkreise (100) des Weiteren ein fünftes Schaltelement (115) umfasst, welches elektrisch angeordnet ist zwischen dem Treibertransistor (110) und dem organischen elektrolumineszenten Element (130). 35

7. Anzeigevorrichtung nach Anspruch 1, wobei beim Schreiben auf den Pixelschaltkreis (100) ein Potential der zweiten Stromversorgungsleitung (Vcom) so gesteuert wird, dass eine an das organische elektrolumineszente Element (130) angelegte Spannung geringer ist als eine Schwellwertspannung für die Lichtemission. 40 45

8. Anzeigevorrichtung nach Anspruch 1, wobei der Treibertransistor (110) und alle der Schaltelemente (111, 112, 113, 114, 115) in dem Pixelschaltkreis (100) Dünnfilmtransistoren umfassen. 50

Revendications

1. Dispositif d'affichage du type à commande en courant électrique, comprenant :

plusieurs circuits de pixels (100) qui sont disposés de manière à correspondre aux intersections respectives de plusieurs lignes de balayage (Gi) et de plusieurs lignes de données (Sj) ; un circuit de sortie de signaux de balayage (12) qui sélectionne un circuit de pixels cible d'écriture à l'aide de la ligne de balayage (Gi), d'une première ligne de commande (Wi) et d'une deuxième ligne de commande (Ri) ; et un circuit de sortie de signaux d'affichage (11) qui fournit des potentiels, selon les données d'affichage, aux lignes de données (S), étant précisé que chacun des circuits de pixels (100) contient :

un élément électroluminescent organique (130) qui est disposé électriquement entre une première ligne de câblage d'alimentation (Vp) et une deuxième ligne de câblage d'alimentation (Vcom) ; un transistor d'attaque (110) qui est disposé électriquement en série avec l'élément électroluminescent organique (130) entre la première ligne de câblage d'alimentation (Vp) et la deuxième ligne de câblage d'alimentation (Vcom) ; un condensateur (120) dont une première électrode est reliée à une borne de commande du transistor d'attaque (110) ; un premier élément de commutation (111) qui est disposé électriquement entre une deuxième électrode du condensateur (120) et la ligne de données (Sj) ; un deuxième élément de commutation (112) qui est disposé électriquement entre la deuxième électrode du condensateur (120) et la première ou une troisième ligne de câblage d'alimentation (Vp, Vs) ; un troisième élément de commutation (113) qui est disposé électriquement entre la borne de commande et une borne d'entrée/sortie de courant du transistor d'attaque (110) ; et un quatrième élément de commutation (114) dont une borne est reliée à la troisième ligne de câblage d'alimentation (Vs) tandis qu'une autre borne est reliée à la borne de commande du transistor d'attaque (110),

caractérisé en ce que

les bornes de commande des premier et deuxième éléments de commutation (111, 112) sont reliées à la ligne de balayage (Gi), une borne de commande du quatrième élément de commutation (114) est reliée à la deuxième ligne de commande (Ri), et une borne de commande du troisième élément de commutation (113) est reliée à la première

ligne de commande (Wi), et un circuit d'alimentation en potentiel de référence (14, 48) est conçu pour fournir à la troisième ligne de câblage d'alimentation (Vs) un potentiel qui est apte à amener le transistor d'attaque (110) dans un état de conduction, étant précisé que le circuit de sortie de signaux de balayage (12) et le circuit d'alimentation de référence (14, 48) sont conçus pour que lors de l'écriture sur le circuit de pixels (100), pendant une première période les premier et quatrième éléments de commutation (111, 1114) soient commandés pour être dans un état de conduction et les deuxième et troisième éléments de commutation (112, 113) soient commandés pour être dans un état de non conduction, de sorte que le potentiel de la troisième ligne de câblage d'alimentation (Vs) peut être fourni à la borne de commande du transistor d'attaque (110) ; puis, pendant une deuxième période, le quatrième élément de commutation (114) soit commandé pour être dans un état de non conduction et le troisième élément de commutation (113) est commandé pour être dans un état de conduction, étant précisé que de la première période à la deuxième période, le troisième élément de commutation (113) est commandé pour être dans l'état de conduction après que le quatrième élément de commutation (114) a été commandé pour être dans l'état de non conduction ; et ensuite, pendant une troisième période, les premier et troisième éléments de commutation (111, 113) soient commandés pour être dans un état de non conduction et le deuxième élément de commutation (112) soit commandé pour être dans un état de conduction.

2. Dispositif d'affichage selon la revendication 1, étant précisé que le deuxième élément de commutation (112) est disposé électriquement entre la première ligne de câblage d'alimentation (Vp) et la deuxième électrode du condensateur (120). 40

3. Dispositif d'affichage selon la revendication 2, étant précisé que la deuxième ligne de commande (Ri) et la troisième ligne de câblage d'alimentation (Vs) sont une même ligne, et qu'un potentiel de la troisième ligne de câblage d'alimentation (Vs) est commuté entre un potentiel qui amène le transistor d'attaque (110) dans un état de conduction, et un potentiel qui amène le quatrième élément de commutation (114) dans un état de non conduction. 50

4. Dispositif d'affichage selon la revendication 1, étant précisé que le deuxième élément de commutation 55

(112) est disposé électriquement entre la troisième ligne de câblage d'alimentation (Vs) et la deuxième électrode du condensateur (120).

5. Dispositif d'affichage selon la revendication 4, étant précisé qu'un potentiel de la troisième ligne de câblage d'alimentation (Vs) est conçu pour pouvoir être commandé. 10

6. Dispositif d'affichage selon la revendication 1, étant précisé que chacun des circuits de pixels (100) contient par ailleurs un cinquième élément de commutation (115) qui est disposé électriquement entre le transistor d'attaque (110) et l'élément électroluminescent organique (130). 15

7. Dispositif d'affichage selon la revendication 1, étant précisé que lors de l'écriture sur le circuit de pixels (100), un potentiel de la deuxième ligne de câblage d'alimentation (Vcom) est commandé de telle sorte qu'une tension appliquée à l'élément électroluminescent organique (130) soit inférieure à une tension seuil d'émission de lumière. 20

8. Dispositif d'affichage selon la revendication 1, étant précisé que le transistor d'attaque (110) et tous les éléments de commutation (111, 112, 113, 114, 115) du circuit de pixels (100) contiennent des transistors à couches minces. 25

30

35

50

55




Fig. 1

Fig. 2




Fig. 3




Fig. 4




Fig. 5




Fig. 6





Fig. 7






Fig. 8

Fig. 9




Fig. 10




Fig. 11




Fig. 12




Fig. 13




Fig. 14




Fig. 15




Fig. 16




Fig. 17




Fig. 18




Fig. 19




Fig. 20





Fig. 21



REFERENCES CITED IN THE DESCRIPTION

This list of references cited by the applicant is for the reader's convenience only. It does not form part of the European patent document. Even though great care has been taken in compiling the references, errors or omissions cannot be excluded and the EPO disclaims all liability in this regard.

Patent documents cited in the description

- WO 9848403 A [0022]
- JP 2005157308 A [0022]
- JP 2006078911 A [0023]

Non-patent literature cited in the description

- 4.0-in. TFT-OLED Displays and a Novel Digital Driving Method. *SID'00 Digest*, 924-927 [0060]
- **TAKAYAMA.** Continuous Grain Silicon Technology and Its Applications for Active Matrix Display. *AMD-LCD 2000*, 2000, 25-28 [0060]
- **FRIEND.** Polymer Light-Emitting Diodes for use in Flat Panel Display. *AM-LCD'01*, 2001, 211-214 [0060]

专利名称(译)	电流驱动显示装置		
公开(公告)号	EP2026318B1	公开(公告)日	2014-08-20
申请号	EP2006834898	申请日	2006-12-18
[标]申请(专利权)人(译)	夏普株式会社		
申请(专利权)人(译)	夏普株式会社		
当前申请(专利权)人(译)	夏普株式会社		
[标]发明人	SENDA TAKAHIRO		
发明人	SENDA, TAKAHIRO		
IPC分类号	G09G3/30 G09G3/20 H01L51/50		
CPC分类号	G09G3/3233 G09G2300/0819 G09G2300/0842 G09G2300/0852 G09G2300/0861 G09G2320/043 H01L27/3244		
优先权	2006149142 2006-05-30 JP		
其他公开文献	EP2026318A4 EP2026318A1		
外部链接	Espacenet		

摘要(译)

在像素电路100中，驱动TFT 110，开关TFT 115和有机EL元件130设置在电源布线Vp和公共阴极Vcom之间，并且电容器120和开关TFT 111设置在栅极之间驱动TFT 110的端子和数据线Sj。开关TFT 112设置在电容器120和开关TFT 111之间的连接点B与电源配线Vp之间，开关TFT 113设置在驱动TFT 110的栅极和漏极端子之间，以及开关TFT 114被设置在驱动TFT 110的栅极端子和参考电源布线Vs之间。使驱动TFT 110进入导通状态的电位施加到参考电源布线Vs。因此，可以适当地补偿驱动元件的阈值电压的变化，并且可以防止来自电光元件的不希望的光发射。




Fig. 1