# (11) EP 2 056 282 A2

(12)

### **EUROPEAN PATENT APPLICATION**

(43) Date of publication: **06.05.2009 Bulletin 2009/19** 

(51) Int Cl.: **G09G** 3/32<sup>(2006.01)</sup>

(21) Application number: 08167773.4

(22) Date of filing: 28.10.2008

(84) Designated Contracting States:

AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MT NL NO PL PT RO SE SI SK TR

**Designated Extension States:** 

AL BA MK RS

(30) Priority: 29.10.2007 KR 20070108768

(71) Applicant: Samsung Mobile Display Co., Ltd. Suwon-si Gyeonggi-do (KR) (72) Inventors:


- Park, Sungcheon Gyeonggi-do (KR)
- Lee, Wook Gyeonggi-do (KR)
- (74) Representative: Walaski, Jan Filip et al Venner Shipley LLP
   20 Little Britain London EC1A 7DH (GB)

### (54) Organic light emitting display and power supply method thereof

(57) An organic light emitting display and power supply method thereof operate an organic light emitting display panel using a high voltage EVLDD and a low voltage ELVSS supplied from a driver integrated circuit during a low power display mode. The organic light emitting display a first power supply configured to supply a first power including a first high voltage and a first low voltage, a

second power supply configured to supply a second power including a second high voltage and a second low voltage, and an organic light emitting display panel configured to receive the first power from the first power supply in a standard display mode and configured to receive the second power from the second power supply in a low power display mode.

FIG 3



20

40

# Decempation

**[0001]** The present invention relates to an organic light emitting display and power supply method thereof.

1

[0002] Organic light emitting displays electrically excite a fluorescent or phosphorescent organic compound to emit light and operate NxM organic light emitting elements to display an image. Organic light emitting elements include an anode (ITO), an organic thin film, and a cathode (metal). The organic thin film has a multi-layer structure of an organic emission layer (EML) that emits light by a combination of electron and holes, an electron transporting layer (ETL) that transports electrons, a hole transporting layer (HTL) that injects electrons, and a hole injecting layer (HIL) that injects holes.

[0003] Organic light emitting displays provide good luminous efficiency, brightness, and visible angle, fast response speed, and are lightweight. Organic light emitting displays are used as a display in mobile information terminals, e.g., personal computers, cellular phones, PDAs, or the like, or as a display of various information devices.

[0004] Organic light emitting display include a driving circuit, a panel displaying an image, a controller controlling the panel, and a direct current power generator applying a direct current to the panel.

[0005] The direct current power generator uses a low voltage, e.g., a battery, as an initial input power. This initial input power then needs to be converted into a desired voltage in order to generate a voltage for emitting an organic light emitting element that is higher than the input voltage. In order to drive the organic light emitting element, the direct current power generator needs to simultaneously generate a high voltage EVLDD and a low voltage ELVSS, so that the direct current power generator comprises a plurality of devices, which increases power consumption. The direct current power generator has a great amount of quiescent current, which is higher than a current applied to the organic light emitting panel when the organic light emitting panel operates at a low power display mode.

**[0006]** Embodiments of the invention are therefore directed to providing an organic light emitting display and a power supply method thereof, which substantially overcome one or more of the problems and disadvantages of the related art.

**[0007]** It is therefore a feature of an embodiment to provide an organic light emitting display capable of preventing an unnecessary quiescent current consumption caused by a direct current generator at a low power display mode and a power supply method thereof.

**[0008]** It is another feature of an embodiment to provide an organic light emitting display using a high voltage ELVDD and a low voltage ELVSS supplied from a driver integrated circuit during the low power display mode, and a power supply method thereof.

[0009] It is yet another feature of an embodiment to provide an organic light emitting display capable of driv-

ing an organic light emitting display panel at a low power display mode without adding a charge pump to a driver integrated circuit, since an initial voltage, i.e., a given voltage, generated in the driver integrated circuit at the low power display mode and a voltage applied to a ground and gamma compensation unit, and the like, may be used as a high voltage ELVDD and a low voltage ELVSS operating the organic light emitting display panel, and a power supply method thereof.

**[0010]** At least one of the above and other features and advantages may be realized by providing an organic light emitting display including a first power supply configured to supply a first power including a first high voltage and a first low voltage, a second power supply configured to supply a second power including a second high voltage and a second low voltage, and an organic light emitting display panel configured to receive the first power from the first power supply in a standard display mode and configured to receive the second power from the second power supply in a low power display mode.

**[0011]** The display may further include a first switching element configured to control supply of the first high voltage from the first power supply to the organic light emitting display panel, and a second switching element configured to control supply of the first low voltage from the first power supply to the organic light emitting display panel.

**[0012]** The second power supply may be configured to supply a signal controlling states of the first switching element and the second switching element.

**[0013]** A difference between the second high voltage and the second low voltage is smaller than a difference between the first high voltage and the first low voltage.

**[0014]** The second power supply may include a mode determination unit configured to determine whether a display mode of the organic light emitting display panel is the standard display mode or the low power display mode, a power controller configured to operate the first power supply when the display mode is determined to be the standard display mode and to operate the second power supply when the display mode is determined to be the low power display mode, and a power generator configured to receive an initial voltage from the power controller and to generate the second power.

[0015] The power controller may be configured to stop operation of the second power supply when operating the first power supply and to stop operation of the first power supply when operating the second power supply.

[0016] The power generator may include a voltage booster configured to receive the initial voltage, boost the initial voltage, and output the second high voltage, and a voltage reducer configured to receive the initial voltage, drop the initial voltage, and output the second low voltage.

**[0017]** The second power supply may include a gamma compensator configured to receive the second high voltage and compensate a gamma value of an image that is output to the organic light emitting display panel.

20

25

30

35

**[0018]** The second low voltage may be an initialization voltage applied to a pixel of the organic light emitting display panel and initializes a voltage stored in a capacitor of the pixel.

**[0019]** The second low voltage may be a ground voltage applied to the organic light emitting display panel.

**[0020]** The second power supply may be on a same substrate as the organic light emitting display panel.

[0021] At least one of the above and other features and advantages may be realized by providing a power supply method of an organic light emitting display, the method including comparing a present display mode of an organic light emitting display panel with a previous display mode to determine whether both display modes are identical to each other, when the display modes are identical, maintaining a present supply of one of a first power and a second power to the organic light emitting display panel, when the display modes of the organic light emitting display panel are not identical, determining whether the display mode is changed from a standard display mode to a low power display mode or from the low power display mode to the standard display mode, and controlling supply of the first power and the second power to the organic light emitting display panel in accordance with a change in the display mode.

[0022] When the display mode is changed from the standard display mode to the low power display mode, the method may include turning on a power generator of a second power supply in order to supply the second power to the organic light emitting display panel, and turning off a first power supply to prevent the first power from being supplied to the organic light emitting display panel.

[0023] Turning off the first power supply may occur after a data signal of a frame is applied to the organic light emitting display panel.

**[0024]** Turning on the power generator of the second power supply and turning off the first power supply occur during a period other than a period where a synchronous signal is applied to the organic light emitting display and a data signal is applied to the organic light emitting display panel.

**[0025]** When the display mode is changed from the low power display mode to the standard display mode, the method may include turning on the first power supply in order to supply the first power to the organic light emitting display panel, and turning off a power generator of the second power supply in order to prevent the second power from being supplied to the organic light emitting display panel.

**[0026]** Turning on the first power supply may occur after a data signal of a frame is applied to the organic light emitting display.

**[0027]** Turning on the first power supply and turning off the power generator of the second power supply may occur during a period other than a period where a synchronous signal is applied to the organic light emitting display panel and a data signal is applied to the organic light emitting display panel.

**[0028]** The first power may include a first high voltage and a first low voltage, the second power may include a second high voltage and a second low voltage, and a difference between the second high voltage and the second low voltage is less than a difference between the first high voltage and the first low voltage.

**[0029]** Controlling supply of the first and second powers may include stopping supply of the first power when supplying the second power and stopping supply of the second power when supplying the first power.

**[0030]** The above and other features and advantages will become more apparent to those of ordinary skill in the art by describing in detail exemplary embodiments with reference to the attached drawings, in which:

FIG. 1 illustrates a block diagram of an organic light emitting display according to an embodiment;

FIG. 2 illustrates a circuit diagram of a pixel circuit of the organic light emitting display illustrated in FIG. 1 according to an embodiment;

FIG. 3 illustrates a block diagram of an organic light emitting display according to an embodiment;

FIG. 4 illustrates a block diagram of a second power supply of FIG. 3 according to an embodiment;

FIG. 5 illustrates a flowchart of a power supply method of an organic light emitting display according to an embodiment; and

FIGS. 6A and 6B illustrate timing diagrams of a power supply method of the organic light emitting display of FIG. 3 according to an embodiment.

**[0031]** Example embodiments will now be described more fully hereinafter with reference to the accompanying drawings; however, the invention may be embodied in different forms and should not be construed as limited to the embodiments set forth herein. Rather, these embodiments are provided so that this disclosure will be thorough and complete, and will fully convey the scope of the invention to those skilled in the art.

40 [0032] As used herein, the expressions "at least one," "one or more," and "and/or" are open-ended expressions that are both conjunctive and disjunctive in operation. For example, each of the expressions "at least one of A, B, and C," "at least one of A, B, or C," "one or more of A, B, and C," "one or more of A, B, or C" and "A, B, and/or 45 C" includes the following meanings: A alone; B alone; C alone; both A and B together; both A and C together; both B and C together; and all three of A, B, and C together. Further, these expressions are open-ended, unless expressly designated to the contrary by their combination with the term "consisting of." For example, the expression "at least one of A, B, and C" may also include an nth member, where n is greater than 3, whereas the expression "at least one selected from the group consisting of A, B, and C" does not.

[0033] As used herein, the expression "or" is not an "exclusive or" unless it is used in conjunction with the term "either." For example, the expression "A, B, or C"

45

50

includes A alone; B alone; C alone; both A and B together; both A and C together; both B and C together; and all three of A, B and, C together, whereas the expression "either A, B, or C" means one of A alone, B alone, and C alone, and does not mean any of both A and B together; both A and C together; both B and C together; and all three of A, B and C together.

**[0034]** Like reference numerals in the drawings denote like elements throughout the specification. It will be understood that when an element is referred to as being "electrically coupled" to another element, the element can be directly electrically coupled to another element or intervening elements may be present.

**[0035]** FIG. 1 illustrates a block diagram of an organic light emitting display 100 according to an embodiment. Referring to FIG. 1, the organic light emitting display 100 may include a scan driver 110, a data driver 120, and an organic light emitting display panel 130 (hereinafter referred to as "panel"). The organic light emitting display 100 may further include power supplies 140 and 150 that will be described in detail with reference to FIG. 3.

**[0036]** The scan driver 110 may sequentially supply a scan signal to the panel 130 through scan lines Scan[1], Scan[2],... Scan[n]. The data driver 120 may supply a data signal to the panel 130 through data lines Data[1], Data[2],... Data[m].

[0037] The panel 130 may include the plurality of scan lines Scan[1], Scan[2],... Scan[n] arranged in a row, the plurality of scan lines Data[1], Data[2],... Data[m] arranged in a column, and a pixel circuit 131 defined at an intersection of the plurality of scan lines Scan[1], Scan [2],... Scan[n] and the plurality of scan lines Data[1], Data [2],... Data[m].

[0038] The pixel circuit 131 may be formed in a pixel area defined by adjacent two scan lines and adjacent two data lines. As described above, the scan signal may be supplied to the plurality of scan lines Scan[1], Scan[2],... Scan[n] from the scan driver 110, and the data signal may be supplied to the plurality of scan lines Data[1], Data[2],... Data[m] from the data driver 120.

[0039] FIG. 2 illustrates a circuit diagram of the pixel circuit 131 of the organic light emitting display 100 shown in FIG. 1 according to an embodiment. Referring to FIG. 2, the pixel circuit 131 may include a scan line Scan[n], a previous scan line Scan[n-1], a data line Data[m], a high voltage line ELVDD, a low voltage line ELVSS, an initialization line Vinit, a first switching transistor S1, a second switching transistor S2, and a driving transistor M1, a capacitor C1, and an organic light emitting diode (OLED).

**[0040]** The scan line Scan[n] may supply a scan signal, for selecting the OLED that is to be emitted, to a control electrode of the first switching transistor S1. The scan line Scan[n] may be electrically coupled to the scan driver 110 generating the scan signal.

**[0041]** The previous scan line Scan[n-1] may be coupled to a previously selected n-1st scan line. The previous scan line Scan[n-1] may control the operation of the sec-

ond switching transistor S2 in order to apply the initialization line Vinit to the OLED.

**[0042]** The data line Data[m] may supply a data signal (voltage) proportional to luminous brightness to a second electrode of the capacitor C1 and a control electrode of the driving transistor M1. The data line Data[m] may be electrically coupled to the data driver 120 that generates the data signal.

**[0043]** The high voltage line ELVDD may supply a high voltage to the OLED. The high voltage line ELVDD may be coupled to the first or second power supplies 140 and 150 (see FIG. 3) supplying power.

**[0044]** The low voltage line ELVSS may supply a low voltage to the OLED. The low voltage line ELVSS may be coupled to the first or second power supplies 140 and 150 (see FIG. 3) supplying power. The high voltage may have generally a higher level than the low voltage.

**[0045]** The initialization line Vinit may supply an initialization voltage to the capacitor C1. The initialization voltage may initialize a voltage stored in the capacitor C1 of a previous frame. The initialization voltage may be applied from the second power supply 150 (see FIG. 3). The initialization voltage may be the same as the low voltage.

**[0046]** The first switching transistor S1 may include a first electrode (a drain electrode or a source electrode) electrically coupled to the data line Data[m], a second electrode (a source electrode or a drain electrode) electrically coupled to the control electrode (a gate electrode) of the driving transistor M1, and a control electrode electrically coupled to the scan line Scan[n]. When turned on, the first switching transistor S1 may supply the data signal to the second electrode of the capacitor C1 and the control electrode of the driving transistor M1.

[0047] The second switching transistor S2 may include a first electrode electrically coupled to the initialization line Vinit, a second electrode electrically coupled to the control electrode of the driving transistor M1, and a control electrode electrically coupled to the previous scan line Scan[n-1]. The second switching transistor S2 may be turned on when a scan signal of a low level is applied to the control electrode through the previous scan line Scan[n-1] and may initialize the voltage stored in the capacitor C1.

[0048] The driving transistor M1 may include a first electrode electrically coupled to the high voltage line ELVDD, a second electrode electrically coupled to an anode of the OLED, and the control electrode electrically coupled to the second electrode of the first switching transistor S1. If a data signal of a lower level (or a negative voltage) is applied to the driving transistor M1 that is a P type channel transistor through the control electrode, the driving transistor M1 may supply a predetermined amount of current from the high voltage line ELVDD to the OLED. The data signal of the low level (or the negative voltage) may be supplied to the second electrode of the capacitor C1 to charge the second electrode. Thus, although the first switching transistor S1 is turned off, the

40

data signal of the low level (or the negative voltage) may be continuously applied to the control electrode of the driving transistor M1 during a predetermined period of time by a charge voltage of the capacitor C1.

**[0049]** FIG. 3 illustrates a block diagram of an organic light emitting display 100' according to another embodiment. Referring to FIG. 3, the organic light emitting display 100' may include the panel 130, the first power supply 140, the second power supply 150, a first switching element SW1 and a second switching element SW2. The organic light emitting display 100' may further include the scan driver 110 and the data driver 120 shown in FIG. 1. However, the scan driver 110 and the data driver 120 described with reference to FIG. 1 are not repeated in FIG. 3 for clarity.

**[0050]** ELVDD1 represents a first high voltage terminal and a first high voltage. ELSS1 represents a first low voltage terminal and a first low voltage. ELVDD2 represents a second high voltage terminal and a second high voltage. ELVSS2 represents a second low voltage terminal and a second voltage. Thus, the same reference denotes both voltage terminal and voltage.

[0051] The panel 130 may receive voltages ELVDD and ELVSS from the first power supply 140 and the second power supply 150, and may supply the voltages ELVDD and ELVSS to each pixel circuit 131 (see FIG. 2) in accordance with an operational mode of the panel 130. The high voltage ELVDD and the low voltage ELVSS may be supplied to the pixel circuit 131, causing a driving current to flow from the voltage ELVDD to the low voltage ELVSS through the OLED. The driving current may correspond to a data signal applied to the pixel circuit 131. [0052] The first power supply 140 may include the first high voltage terminal ELVDD1 and the first low voltage terminal ELVSS1 electrically coupled to the panel 130 through switching elements SW1 and SW2. The first power supply 140 may supply the first high voltage terminal ELVDD1 and the first low voltage terminal ELVSS1, which are first power ELVDD1 and ELVSS1, to the panel 130. The first power supply 140 may receive a first enable signal Enable1 from the second power supply 150 and may supply power to the panel 130 when the panel 130 operates at a standard display mode, i.e., a general image display mode. The first power supply 140 may stop supplying power to the panel 130 when the panel 130 operates at a low power display mode. The first power supply 140 may include a DC-DC converter as a direct current generator.

[0053] When the organic light emitting display 100' uses a low voltage, e.g., a battery, as initial input power, the initial power needs to be converted to a desired voltage by boosting or dropping a voltage in order to generate a higher voltage than the input power to operate an OLED. In more detail, the first high voltage ELVDD1 and the first low voltage ELVSS1 having a large voltage difference therebetween may be simultaneously generated to operate the OLED. Thus, the first power supply 140 may include numerous elements, which increases power

consumption. The first power supply 140 may have a high quiescent current whose power consumption is greater than that applied to the panel 130 operating in the lower power display mode. The first power supply 140 may supply the first power ELVDD1 and ELVSS1 to the panel 130 only during the standard display mode in order to prevent a quiescent current consumption when the panel 130 operates in the low power display mode. **[0054]** When the panel 130 operates in the low power

display mode, the second high voltage ELVDD2 and the second low voltage ELVSS2 are supplied to the panel 130. A voltage difference between the second power ELVDD2 and ELVSS2 is smaller than that of the first power ELVDD1 and ELVSS1 applied by the first power supply 140. However, during the low power display mode, the panel 130 may partially operate at low power, so the small voltage difference between the second power ELVDD2 and ELVSS2 may be sufficient to operate the panel 130. Thus, the second power supply 150 may be used to supply the voltage to the panel 130 during the low power display mode, thereby reducing a power consumption caused by the quiescent current generated by the operation of the first power supply 140.

**[0055]** The second power supply 150 may include a driver integrated circuit (IC), which may be formed on a same substrate as the panel 130. The driver IC may be formed as a single element, e.g., a transistor. The second power ELVDD2 and ELVSS2 may boost or drop an initial voltage Vin that is the input voltage using a charge pump of the driver IC.

[0056] The second high voltage ELVDD2 may use the same voltage as a voltage applied to a gamma compensation unit (see FIG. 4) that adjusts and compensates a gamma value of the data driver. The second low voltage ELVSS2 may use the same voltage as the initialization voltage Vinit applied to the pixel circuit 131 (see FIG. 2). The second low voltage ELVSS2 may use a ground voltage GND coupled to a ground ring in the organic light emitting display 100. When voltages used by the panel 130 are used as the second power ELVDD2 and ELVSS2 of the second power supply 150, the second power supply 150 does not need a charge pump, thereby reducing the size of the second power supply 150. Alternatively, the second low voltage ELVSS2 may be generated by dropping the initial voltage Vin, i.e., the input voltage, using a charge pump and may generate a lower voltage than the initial voltage Vin.

[0057] In a general organic light emitting display, the first high voltage ELVDD1 is about 4.6V and the first low high voltage ELVSS1 is -5.4V, thus providing a voltage difference of 10V. In accordance with an embodiment, the voltage generated in the second power supply 150 and applied to the gamma compensation unit may be about 4.2V. The initialization voltage Vinit may be about -2.0V. The second low voltage ELVSS2 may be dropped to -4.0V using the charge pump. The second high voltage ELVDD2 may use the voltage (4.2V) applied to the gamma compensation unit. The second low voltage ELVSS2

35

may use the voltage (-4.0V) generated by the charge pump, the initialization voltage (-2.0V), or a ground voltage (0V). A voltage difference between the second high voltage ELVDD2 and the second low voltage ELVSS2 applied to the panel 130 may be 8.2V, 6.2V, and 4.2V when the second high voltage ELVDD2 is 4.2V and the second low voltage ELVSS2 uses the voltage generated by using the charge pump, the initialization voltage, and the ground voltage, respectively. Since the second high voltage ELVDD2 and the second low voltage ELVSS2 supply the voltage to the panel 130 during the low power display mode, the panel 130 may be operated when the voltage difference (e.g., 8.2V, 6.2V, and 4.2V) between the second high voltage ELVDD2 and the second low voltage ELVSS2 is smaller than the voltage difference (e.g., 10V) between the first high voltage ELVDD1 and the first low voltage ELVSS1 that are applied by the first power supply 140.

[0058] The first switching element SW1 may be electrically coupled between the first high voltage terminal ELVDD1 of the first power supply 140 and the panel 130. The first switching element SW1 may be turned on when the panel 130 operates in the standard display mode, i.e., other than the low power display mode, and may transfer the first high voltage ELVDD1 to the panel 130. The first switching element SW1 may be turned on when a switching signal SW is received indicating that the panel 130 operates in the standard display mode.

[0059] The second switching element SW2 may be electrically coupled between the first low voltage terminal ELVSS1 of the first power supply 140 and the panel 130. The second switching element SW2 may be turned on when the panel 130 operates in the standard display mode, i.e., other than the low power display mode, and may transfer the first low voltage ELVSS1 to the panel 130. The second switching element SW2 may be turned when the switching signal SW is received indicating that the panel 130 operates in the standard display mode, i.e., may operate in the same manner as the first switching element SW1.

[0060] The first and second switching elements SW1 and SW2 may be turned off during the low power display mode to prevent the second power ELVDD2 and ELVSS2 of the second power supply 150 from being applied to the first power supply 140 through the first high voltage terminal ELVDD1 and the first low voltage terminal ELVSS1 of the first power supply 140. Without the first and second switching elements SW1 and SW2, when the second power supply 150 applies the second power ELVDD2 and ELVSS2 to the panel 130 at the low power display mode, the second power ELVDD2 and ELVSS2 would also be applied to the first high voltage terminal ELVDD1 and the first low voltage terminal ELVSS1 of the first power supply 140.

**[0061]** However, if the first high voltage terminal ELVDD1 and the first low voltage terminal ELVSS1 of the first power supply 140 have a high impedance value, the second power ELVDD2 and ELVSS2 applied by the

second power supply 150 is not applied to the first power supply 140 through the first high voltage terminal ELVDD1 and the first low voltage terminal ELVSS1. Hence, if the first high voltage terminal ELVDD1 and the first low voltage terminal ELVSS1 of the first power supply 140 have the high impedance value, the second power ELVDD2 and ELVSS2 may be prevented from being applied to the first power supply 140 without the first switching element SW1 and the second switching element SW2.

**[0062]** FIG. 4 illustrates a block diagram of the second power supply 150 of FIG. 3 according to an embodiment. Referring to FIG. 4, the second power supply 150 may include a mode determiner 151, a power controller 152, a power generator 153, a gamma compensator 154, and a timing controller 155.

**[0063]** The mode determiner 151 may be coupled between the panel 130 and the power controller 152, and may determine whether a display mode of the panel 130 is the standard display mode or the low power display mode. The mode determiner 151 may compare the display mode of the panel 130 of a previous frame and the display mode of the panel 130 of a current frame. If both display modes are the same, the first power supply 140 and the second power supply 150 may operate in the same manner as in the previous frame. The mode determiner 151 may supply the determined mode to the power controller 152.

[0064] The power controller 152 may be coupled between the mode determiner 151 and the power generator 153, may supply a second enable signal Enable2 to the power generator 153 according to a mode from the mode determiner 151, and may control the operation of the power generator 153. The power controller 152 may be electrically coupled to the first power supply 140, may supply the first enable signal Enable1 to the first power supply 140 (see FIG. 3), and may control the operation of the first power supply 140. The power controller 152 may be electrically coupled to a control electrode of the first and second switching elements SW1 and SW2 (see FIG. 3), may supply the switching signal SW to the first and second switching elements SW1 and SW2, and may control the operation of the first and second switching elements SW1 and SW2.

[0065] The power generator 153 may include a voltage booster 153a and a voltage reducer 153b. The voltage booster 153a may boost the initial power Vin and may generate the second high voltage ELVDD2. The voltage reducer 153b may drop the initial voltage Vin and may generate the second low voltage ELVSS2. The voltage booster 153a and the voltage reducer 153b may supply the second power ELVDD2 and ELVSS2 to the panel 130. The power generator 153 may receive the second enable signal Enable2 from the power controller 152, may operate during the low power display mode of the panel 130, and may cease to operate during the standard display mode of the panel 130.

[0066] The second high voltage ELVDD2 output from

25

the voltage booster 153a of the power generator 153 may be supplied to the gamma compensator 154. By using the same voltage as that applied to the gamma compensator 154 as the second high voltage ELVDD2, the second power supply 150 does not need the voltage booster 153a, thereby reducing the size of the second power supply 150. The second low voltage ELVSS2 output from the power generator 153 may use the same voltage as the initialization voltage Vinit applied to the pixel 131 (see FIG. 2), the ground voltage GND coupled to the ground ring formed in the organic light emitting display 100, or a voltage generated by using a separate voltage reducer. By using the same voltage as the initialization voltage Vinit or the ground voltage GND as the second low voltage ELVSS2, the second power supply 150 does not need the separate voltage reducer 153b, thereby reducing the size of the second power supply 150.

**[0067]** The power generator 153 may further include a voltage booster and a voltage reducer that generate the voltage applied to the scan driver 110, the data driver 120, and the panel 130, besides the voltage booster 153a and the voltage reducer 153b.

**[0068]** The gamma compensator 154 may be coupled between the power generator 153 and the data driver 120, may receive the second high voltage ELVDD2 from the power generator 153, may compensate a gamma value of a data voltage Data\_in applied from the data driver 120, and may output the compensated data voltage Data\_in to the data driver 120.

**[0069]** The timing controller 155 may be coupled to the scan driver 110, the data driver 120, the panel 130, and the power supplies 140 and 150 of the organic light emitting display 100', may generate a synchronous signal Sync, and may supply the synchronous signal Sync to the scan driver 110, the data driver 120, the panel 130, and the power supplies 140 and 150. The synchronous signal Sync may simultaneously notify the scan driver 110, the data driver 120, the panel 130, and the power supplies 140 and 150 of a start of a frame.

[0070] FIG. 5 illustrates a flowchart of a power supply method of the organic light emitting display according to an embodiment. Referring to FIG. 5, the power supply method may include a display mode comparing operation (S1), a display mode determining operation (S2), a second power supplying operation (S31), a first power breaking operation (S41), a first power supplying operation (S32), and a second power breaking operation (S42). The second power supplying operation (S31) and the first power breaking operation (S41) may be performed when a display mode changes from the standard display mode to the low power display mode as determined in the display mode determining operation (S2). The first power supplying operation (S32) and the second power breaking operation (S42) may be performed when the display mode changes from the low power display mode to the standard display mode as determined by the display mode determining operation (S2). The second power supplying operation (S31), the first power breaking

operation (S41), the first power supplying operation (S32), and the second power breaking operation (S42) may be performed during periods where the synchronous signal Sync notifying a start of a frame at the same time is applied to the scan driver 110, the data driver 120, the panel 130, and the power supplies 140 and 150.

[0071] In the display mode comparing operation (S1), it is determined whether the display mode of the panel 130 is the same as the display mode of a previous frame. If the display mode of the panel 130 is the same as the display mode of the previous frame, the same power as that of the previous frame is supplied, and the process may be repeated. If the display mode of the panel 130 is not the same as the display mode of a previous frame, the display mode determining operation (S2) proceeds. [0072] In the display mode determining operation (S2), when the display mode of the panel changes from the standard display mode to the low power display mode, the second power supplying operation (S31) proceeds and, when the display mode of the panel changes from the low power display mode to the standard display mode, the first power supplying operation (S32) proceeds. In more detail, when the display mode of the panel changes from the standard display mode to the low power display mode, power is supplied to the panel 130 from the second power supply 150 and, when the display mode of the panel changes from the low power display mode to the standard display mode, power is supplied to the panel 130 from the first power supply 140.

[0073] In the second power supplying operation (S31), when the display mode of the panel 130 changes from the standard display mode to the low power display mode in the display mode determining operation (S2), the second power supply 150 receives the second enable signal Enable2 and is turned on, and the second power ELVDD2 and ELVSS2 is supplied to the panel 130. Since the display mode of the panel 130 is the standard display mode in a previous frame before the second power supplying operation (S31) proceeds, the first power supply 140 applies the first power ELVDD1 and ELVSS1 to the panel 130. Therefore, if the second power supply 150 applies the second power ELVDD2 and ELVSS2 to the panel 130, the first power ELVDD1 and ELVSS1 applied in the first power supply 140 and the second power ELVDD2 and ELVSS2 applied in the second power supply 150 are respectively coupled, i.e., shorted. Such a short results in a voltage change from the first power ELVDD1 and ELVSS1 applied from the first power supply 140 and the second power ELVDD2 and ELVSS2 applied from the second power supply 150, reducing the voltage applied to the panel 130, thereby reducing or preventing a screen error caused by the voltage change.

[0074] In the first power breaking operation (S41), the first power supply 140 is turned off after the first power ELVDD1 and ELVSS1 and the second power ELVDD2 and ELVSS2 are shorted. The first power breaking operation (S41) may include an operation of turning off the first power supply 140 (S41a) and an operation of turning

45

50

off the first and second switching elements SW1 and SW2 (S41b). In the operation S41b, the first and second switching elements SW1 and SW2 that are electrically coupled between the first power supply 140 and the panel 130 are turned off, preventing a leakage current from flowing in the first power supply 140 when the second power supply 150 applies the second power ELVDD2 and ELVSS2 to the panel 130. The operation S41b proceeds after a data signal of a frame is applied to the panel 130. The data signal of a frame is input into the panel 130 between the operations S41a and S41b. In this regard, if a data signal of a black image is applied to the entire panel 130, when the display mode of the panel 130 changes, the voltage change may prevent an error in a screen of the panel 130.

[0075] In the first power supplying operation (S32), if the display mode is changed from the low power display mode to the standard display mode in the display mode determining operation (S2), the first power supply 140 receives the first enable signal Enable1 and is turned on, and the first and second switching elements SW1 and SW2 are turned on and supply the first power ELVDD1 and ELVSS1 to the panel 130. The first power supplying operation (S32) may include an operation of turning on the first power supply 140 (S32a) and an operation of turning on the first and second switching elements SW1 and SW2 (S32b). In the operation S32a, the first power supply 140 receives the first enable signal Enable1 and is turned on, and applies the first power ELVDD1 and ELVSS1 to the first and second switching elements SW1 and SW2. In the operation S32b, the first and second switching elements SW1 and SW2 that are electrically coupled between the first power supply 140 and the panel 130 are turned on, and transfer the first power ELVDD1 and ELVSS1 to the panel 130.

[0076] The operation S32b may proceed after a data signal of a frame is applied to the panel 130. The data signal of a frame may be input into the panel 130 between the operations S41a and S41b. In this regard, a data signal of a frame is applied to the panel 130 between the operations S32a and S32b. If a data signal of a black image is applied to the entire panel 130, when the display mode of the panel 130 changes, the voltage change may prevent an error in a screen of the panel 130. Since the display mode of the panel 130 is the low power display mode in a previous frame before the operation S32a proceeds, the second power supply 150 applies the second power ELVDD2 and ELVSS2 to the panel 130. Therefore, if the first power supply 140 applies the first power ELVDD1 and ELVSS1 to the panel 130, the first power ELVDD1 and ELVSS1 applied in the first power supply 140 and the second power ELVDD2 and ELVSS2 applied in the second power supply 150 are shorted. Such a short results in a voltage change from the first power ELVDD1 and ELVSS1 applied in the first power supply 140 and the second power ELVDD2 and ELVSS2 applied in the second power supply 150, and reduces the voltage applied to the panel 130, thereby preventing a screen error

caused by the voltage change.

[0077] In the second power breaking operation (S42), the second power supply 150 is turned off and the second power ELVDD2 and ELVSS2 stops being applied to the panel 130 after the first power ELVDD1 and ELVSS1 and the second power ELVDD2 and ELVSS2 are shorted in the first power supplying operation (S32), thereby preventing a screen error caused by the voltage change.

[0078] FIGS. 6A and 6B illustrate timing diagrams of a power supply method of the organic light emitting display of FIG. 3 according to an embodiment of the present invention. The timing diagram shown in FIG. 6A illustrates the second power supplying operation (S31) and the first power breaking operation (S41). The timing diagram shown in FIG. 6B illustrates the first power supplying operation (S32) and the second power breaking operation (S42).

[0079] Referring to FIG. 6A, a frame may include synchronous signal input periods T11a and T21a, and data signal input periods T12a and T22a. In the synchronous signal input periods T11a and T21a, a synchronous signal Sync notifying a start of a frame may be simultaneously applied to the scan driver 110, the data driver 120, the panel 130, and the power supplies 140 and 150. In the data signal input periods T12a and T22a, the data signal may be applied to the panel 130. Thus, the pixel circuit 131 of the panel 130 and the OLED may operate. The second power supplying operation (S31) and the first power breaking operation (S41) may be performed during the synchronous signal input periods T11a and T21a.

[0080] As illustrated in FIG. 6A, when the display mode of the panel 130 changes from the standard display mode to the low power display mode, the first power ELVDD1 and ELVSS1 applied in the first power supply 140 is stopped after the first period T1a elapses, e.g., when the first enable signal Enable1 becomes low. The second power supply 150 is turned on and the second power ELVDD2 and ELVSS2 is applied to the panel 130 during the first period T1a. In more detail, the first power ELVDD1 and ELVSS1 is stopped after the second power supply 150 applies the second power ELVDD and ELVSS2 to the panel 130 so that the first power ELVDD1 and EVLSS1 and the second power ELVDD2 and EVLSS2 are simultaneously applied to the panel 130 during a second period T1b. At this time, a voltage changes from the first power ELVDD1 and EVLSS1 to the second power ELVDD2 and EVLSS2, the voltage applied to the panel 130 is reduced, thereby preventing a screen error caused by the voltage change.

**[0081]** The switching elements SW1 and SW2 may be turned off after the display mode of the panel 130 changes from the standard display mode to the low power display mode, one frame passes, and a third period T1c elapses. When the switching elements SW1 and SW2 are turned off, a leakage current flowing from the first power supply 140 when the second power supply 150 applies the second power ELVDD2 and ELVSS2 to the

40

panel 130 is stopped. If a data signal of a black image is applied to the data signal input period T12a of one frame, the voltage change may prevent an error in a screen of the panel 130 when the display mode of the panel 130 changes.

[0082] Referring to FIG. 6B, a frame may include synchronous signal input periods T11b and T21b, and data signal input periods T12b and T22b. In the synchronous signal input periods T11b and T21b, a synchronous signal Sync, notifying a start of a frame, may be simultaneously applied to the scan driver 110, the data driver 120, the panel 130, and the power supplies 140 and 150. In the data signal input periods T12b and T22b, the data signal may be applied to the panel 130. Thus, the pixel circuit 131 and the OLED operate. The first power supplying operation (S32) and the second power breaking operation (S42) may be performed during the synchronous signal input periods T11b and T21b.

[0083] When the display mode of the panel 130 changes from the low power display mode to the standard display mode, the first power supply 140 may be turned on and the first power ELVDD1 and ELVSS1 may be applied to the first and second switching elements SW1 and SW2 after a first period T2a elapses. The first and second switching elements SW1 and SW2 are turned off so that the first power ELVDD1 and ELVSS1 is not supplied to the panel 130.

[0084] The switching elements SW1 and SW2 may be turned on after the display mode of the panel 130 changes from the low power display mode to the standard display mode, one frame passes, and a third period T2c elapses. When the switching elements SW1 and SW2 are turned on, the first power ELVDD1 and ELVSS1 of the first power supply 140 is supplied to the panel 130 after the third period T2c is elapsed. If a data signal of a black image is applied during the data signal input period T12b of one frame, the voltage change may prevent an error in a screen of the panel 130 when the display mode of the panel 130 changes. The second power ELVDD2 and ELVSS2 may be applied to the panel 130 in the second power supply 150 after a fourth period T2d elapses. [0085] In more detail, since the second power ELVDD2 and ELVSS2 applied in the second power supply 150 is broken after the first power ELVDD1 and ELVSS1 is applied to the panel 130 from the first power supply 140, the first power ELVDD1 and ELVSS1 of the first power supply 140 and the second power ELVDD2 and ELVSS2 of the second power supply 150 may be simultaneously applied during the fourth period T2d. At this time, a voltage change is made from the second power ELVDD2 and ELVSS2 applied from the second power supply 150 to the first power ELVDD1 and ELVSS1 applied from the first power supply 140. Thus, the voltage applied to the panel 130 is reduced, thereby preventing a screen error caused by the voltage change.

**[0086]** The organic light emitting display and power supply method thereof according to embodiments may apply a high voltage ELVDD and a low voltage ELVSS

for operating an OLED in a pixel to an organic light emitting display panel 100' using a driver integrated circuit instead of a direct current generator during a low power display mode, thereby removing an unnecessary quiescent current consumption caused by the direct current generator during the low power display mode.

[0087] Further, the organic light emitting display and power supply method thereof according to embodiments may use, during the low power display, an initial voltage, i.e., a given voltage generated in a driver integrated circuit, or a ground voltage as a low voltage ELVSS, and a voltage applied to gamma compensation unit and the like as a high voltage ELVDD, thereby driving the organic light emitting display panel in the low power display mode without adding a charge pump to the drive integrated circuit.

**[0088]** Exemplary embodiments of the present invention have been disclosed herein, and although specific terms are employed, they are used and are to be interpreted in a generic and descriptive sense only and not for purpose of limitation. Accordingly, it will be understood by those of ordinary skill in the art that various changes in form and details may be made without departing from the scope of the present invention as set forth in the following claims.

#### **Claims**

25

35

40

45

50

55

**1.** An organic light emitting display, comprising:

a first power supply (140) configured to supply a first power including a first high voltage and a first low voltage;

a second power supply (150) configured to supply a second power including a second high voltage and a second low voltage; and

an organic light emitting display panel (130) configured to receive the first power from the first power supply in a standard display mode and configured to receive the second power from the second power supply in a low power display mode, wherein power consumption in the standard display mode is higher than power consumption in the low power display mode.

2. The display as claimed in claim 1, further comprising:

a first switching element (SW1) configured to control supply of the first high voltage from the first power supply to the organic light emitting display panel; and

a second switching element (SW2) configured to control supply of the first low voltage from the first power supply to the organic light emitting display panel.

3. The display as claimed in claim 2, wherein the sec-

10

25

35

45

50

55

ond power supply is configured to supply a signal for controlling states of the first switching element and the second switching element.

- 4. The display as claimed in any one of the preceding claims, wherein a difference between the second high voltage and the second low voltage is smaller than a difference between the first high voltage and the first low voltage.
- **5.** The display as claimed in any one of the preceding claims, wherein the second power supply comprises:

a mode determination unit (151) configured to determine whether a display mode of the organic light emitting display panel is the standard display mode or the low power display mode; a power controller (152) configured to operate the first power supply when the display mode is determined to be the standard display mode and to operate the second power supply when the display mode is determined to be the low power display mode; and

- a power generator (153) configured to receive an initial voltage from the power controller and to generate the second power.
- 6. The display as claimed in claim 5, wherein the power controller is configured to stop operation of the second power supply when operating the first power supply and to stop operation of the first power supply when operating the second power supply.
- **7.** The display as claimed in claim 5 or 6, wherein the power generator comprises:

a voltage booster (153a) configured to receive the initial voltage, boost the initial voltage, and output the second high voltage; and a voltage reducer (153b) configured to receive the initial voltage, drop the initial voltage, and output the second low voltage.

- 8. The display as claimed in any one of the preceding claims, wherein the second power supply comprises a gamma compensator (154) configured to receive the second high voltage and compensate a gamma value of an image that is output to the organic light emitting display panel.
- 9. The display as claimed in any one of the preceding claims, wherein the second low voltage is an initialization voltage applied to a pixel of the organic light emitting display panel for initializing a voltage stored in a capacitor of the pixel.
- **10.** The display as claimed in any one of claims 1 to 9, wherein the second low voltage is a ground voltage

applied to the organic light emitting display panel.

- 11. The display as claimed in any one of the preceding claims, wherein the second power supply is on the same substrate as the organic light emitting display panel.
- **12.** A method of supplying power to an organic light emitting display, the method comprising:

determining whether the display mode is changed from a standard display mode to a low power display mode or from the low power display mode to the standard display mode; and controlling supply of a first power and a second power to the organic light emitting display panel in accordance with a change in the display mode.

13. The method as claimed in claim 12, further comprising, when the display mode is changed from the standard display mode to the low power display mode:

turning on a power generator of a second power supply in order to supply the second power to the organic light emitting display panel, and turning off a first power supply to prevent the first power from being supplied to the organic light emitting display panel, and/or

wherein when the display mode is changed from the low power display mode to the standard display mode:

turning on the first power supply in order to supply the first power to the organic light emitting display panel; and

turning off a power generator of the second power supply in order to prevent the second power from being supplied to the organic light emitting display panel.

- **14.** The method as claimed in claim 13, wherein turning the first power supply on or off occurs after a data signal of a frame is applied to the organic light emitting display panel.
- 15. The method as claimed in claim 13, wherein turning on the power generator of the second power supply and turning off the first power supply occur during a period other than a period where a synchronous signal is applied to the organic light emitting display and a data signal is applied to the organic light emitting display panel and/or turning on the first power supply and turning off the power generator of the second power supply occur during a period other than a period where a synchronous signal is applied to the

organic light emitting display panel and a data signal is applied to the organic light emitting display panel.

FIG 1




FIG 2




FIG 3





FIG 4



### FIG 5






FIG 6a



# FIG 6b





专利名称(译)	有机发光显示器及其供电方法		
公开(公告)号	EP2056282A2	公开(公告)日	2009-05-06
申请号	EP2008167773	申请日	2008-10-28
[标]申请(专利权)人(译)	三星显示有限公司		
申请(专利权)人(译)	三星移动显示器有限公司.		
当前申请(专利权)人(译)	三星DISPLAY CO., LTD.		
[标]发明人	PARK SUNGCHEON LEE WOOK		
发明人	PARK, SUNGCHEON LEE, WOOK		
IPC分类号	G09G3/32 G09G3/20 G09G3/3225 G09G3/3233		
CPC分类号	G09G3/3225 G09G3/20 G09G3/3233 G09G2300/0866 G09G2310/0251 G09G2330/021 G09G2330 /023 G09G2330/028		
优先权	1020070108768 2007-10-29 KR		
其他公开文献	EP2056282A3		
外部链接	<u>Espacenet</u>		

# 摘要(译)

有机发光显示器及其供电方法使用在低功率显示模式期间从驱动器集成电路提供的高电压EVLDD和低电压ELVSS来操作有机发光显示面板。有机发光显示器被配置为供应包括第一高电压和第一低电压的第一电力的第一电源,被配置为供应包括第二高电压和第二低电压的第二电力的第二电源,以及有机发光器件。发光显示面板,被配置为在标准显示模式下从第一电源接收第一电力,并被配置为在低功率显示模式下从第二电源接收第二电力。

### FIG 3

