



(11) **EP 3 657 484 A1**

(12) **EUROPEAN PATENT APPLICATION**

(43) Date of publication:  
**27.05.2020 Bulletin 2020/22**

(51) Int Cl.:  
**G09G 3/3233 (2016.01) G09G 3/3291 (2016.01)**  
**G09G 3/3266 (2016.01)**

(21) Application number: **19210526.0**

(22) Date of filing: **21.11.2019**

(84) Designated Contracting States:  
**AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR**  
Designated Extension States:  
**BA ME**  
Designated Validation States:  
**KH MA MD TN**

(72) Inventors:  
• **KIM, Jiwoong**  
**Gyeonggi-do (KR)**  
• **KWON, Ohjo**  
**Gyeonggi-do (KR)**

(74) Representative: **Shearman, James Ward Marks & Clerk LLP**  
**15 Fetter Lane**  
**London EC4A 1BW (GB)**


(30) Priority: **21.11.2018 KR 20180144326**

(71) Applicant: **Samsung Display Co., Ltd.**  
**Gyeonggi-Do (KR)**

(54) **PIXEL CIRCUIT OF DISPLAY APPARATUS**

(57) A pixel circuit includes first to fifth transistors, an organic light emitting element, and a capacitor. The second transistor includes a control electrode receiving a first scan signal, an input electrode receiving a data voltage, and an output electrode connected to the control electrode of the first transistor. The third transistor includes a control electrode receiving a second scan signal, an input electrode receiving an initialization voltage, and an output electrode connected to the output electrode of the first transistor. The fourth transistor includes a control electrode receiving an emission signal, an input electrode receiving a first power voltage, and an output electrode connected to the input electrode of the first transistor. The fifth transistor includes a control electrode receiving a third scan signal, an input electrode receiving the data voltage, and an output electrode connected to the input electrode of the first transistor.

FIG. 2



**EP 3 657 484 A1**

**Description**

## BACKGROUND

## FIELD

**[0001]** Embodiments of the inventive concepts relate to a pixel circuit of a display apparatus, and more particularly, to a pixel circuit of a display apparatus sensing a threshold voltage of a driving switching element to enhance a display quality of a display panel.

## DISCUSSION OF THE BACKGROUND

**[0002]** A display apparatus includes a display panel and a display panel driver. The display panel includes a plurality of gate lines, a plurality of data lines, a plurality of emission lines and a plurality of pixels. The display panel driver includes a gate driver, a data driver, an emission driver and a driving controller. The gate driver outputs gate signals to the gate lines. The data driver outputs data voltages to the data lines. The emission driver outputs emission signals to the emission lines. The driving controller controls the gate driver, the data driver and the emission driver.

**[0003]** Threshold voltages of driving switching elements in pixel circuits which vary due to process variance are required to be compensated to maintain a luminance uniformity of the display panel.

**[0004]** When the threshold voltages of driving switching elements in pixel circuits are not compensated, the luminance uniformity of the display panel may be reduced so that the display quality of the display panel may be deteriorated.

**[0005]** When elements to compensate the threshold voltages of driving switching elements are included in the pixel circuit, the number of the switching elements in the pixel circuit may increase and the manufacturing cost of the display panel may increase.

**[0006]** The above information disclosed in this Background section is only for understanding of the background of the inventive concepts, and, therefore, it may contain information that does not constitute prior art.

## SUMMARY

**[0007]** Embodiments of the inventive concepts provide a pixel circuit of a display apparatus capable of sensing a threshold voltage of a driving switching element to enhance a display quality of a display panel.

**[0008]** Additional features of the inventive concepts will be set forth in the description which follows, and in part will be apparent from the description, or may be learned by practice of the inventive concepts.

**[0009]** In an embodiment of a pixel circuit of a display apparatus according to the inventive concepts, the pixel circuit includes a first switching element, a second switching element, a third switching element, a fourth switching

element, a fifth switching element, an organic light emitting element and a capacitor. The first switching element includes a control electrode, an input electrode and an output electrode. The second switching element includes a control electrode to which a first scan signal is applied, an input electrode to which a data voltage is applied, and an output electrode connected to the control electrode of the first switching element. The third switching element includes a control electrode to which a second scan signal is applied, an input electrode to which an initialization voltage is applied, and an output electrode connected to the output electrode of the first switching element. The fourth switching element includes a control electrode to which an emission signal is applied, an input electrode to which a first power voltage is applied, and an output electrode connected to the input electrode of the first switching element. The fifth switching element includes a control electrode to which a third scan signal is applied, an input electrode to which the data voltage is applied, and an output electrode connected to the input electrode of the first switching element. The organic light emitting element includes a first electrode connected to the output electrode of the first switching element and a second electrode to which a second power voltage is applied. The capacitor includes a first end connected to the control electrode of the first switching element and a second end connected to the output electrode of the first switching element.

**[0010]** In an embodiment, the first scan signal and the second scan signal may have an activation level and the third scan signal may have a deactivation level during a first duration of a threshold voltage sensing mode. The first scan signal may have the deactivation level and the second scan signal and the third scan signal may have the activation level during a second duration of the threshold voltage sensing mode.

**[0011]** In an embodiment, a threshold voltage of the first switching element may be sensed using the third switching element and an initialization voltage applying line which applies the initialization voltage during the second duration of the threshold voltage sensing mode.

**[0012]** In an embodiment, the first scan signal and the second scan signal may have the activation level and the third scan signal may have the deactivation level during a first duration of a display mode. The first scan signal, the second scan signal and the third scan signal may have the deactivation level and the emission signal may have the activation level during a second duration of the display mode.

**[0013]** In an embodiment, the pixel circuit may further include a first switch connecting the input electrode of the second switching element and a data line and a second switch connecting the input electrode of the second switching element and a sensing line.

**[0014]** In an embodiment, the first scan signal, the second scan signal and the third scan signal, a control signal of the first switch may have an activation level and a control signal of the second switch may have a deacti-

vation level during a first duration of a threshold voltage sensing mode. The first scan signal, the second scan signal, the third scan signal and the control signal of the second switch may have the activation level and the control signal of the first switch may have the deactivation level during a second duration of the threshold voltage sensing mode.

**[0015]** In an embodiment, a length of the second duration of the threshold voltage sensing mode may be longer than a length of the first duration of the threshold voltage sensing mode.

**[0016]** In an embodiment, a threshold voltage of the first switching element may be sensed based on a voltage of the input electrode of the second switching element using the second switch and the sensing line during the second duration of the threshold voltage sensing mode.

**[0017]** In an embodiment, the first scan signal, the second scan signal and the control signal of the first switch may have the activation level and the third scan signal and the control signal of the second switch may have the deactivation level during a first duration of a display mode. The first scan signal, the second scan signal, the third scan signal and the control signal of the second switch may have the deactivation level and the emission signal may have the activation level during a second duration of the display mode.

**[0018]** In an embodiment, the first to fifth switching elements may be N-type transistors.

**[0019]** In an embodiment of a pixel circuit of a display apparatus according to the inventive concepts, the pixel circuit includes a first switching element, a second switching element, a third switching element, a fourth switching element, a fifth switching element, an organic light emitting element and a capacitor. The first switching element includes a control electrode, an input electrode and an output electrode. The second switching element includes a control electrode to which a first scan signal is applied, an input electrode to which a data voltage is applied, and an output electrode connected to the control electrode of the first switching element. The third switching element includes a control electrode to which a second scan signal is applied, an input electrode to which an initialization voltage is applied, and an output electrode connected to the output electrode of the first switching element. The fourth switching element includes a control electrode to which an emission signal is applied, an input electrode to which a first power voltage is applied, and an output electrode connected to the input electrode of the first switching element. The fifth switching element includes a control electrode to which a third scan signal is applied, an input electrode connected to the input electrode of the first switching element and an output electrode connected to the control electrode of the first switching element. The organic light emitting element includes a first electrode connected to the output electrode of the first switching element and a second electrode to which a second power voltage is applied. The capacitor includes a first end connected to the control electrode of the first switch-

ing element and a second end connected to the output electrode of the first switching element.

**[0020]** In an embodiment, the pixel circuit may further include a first switch connecting the input electrode of the second switching element and a data line and a second switch connecting the input electrode of the second switching element and a sensing line.

**[0021]** In an embodiment, the first scan signal, the second scan signal and the third scan signal, a control signal of the first switch may have an activation level and a control signal of the second switch may have a deactivation level during a first duration of a threshold voltage sensing mode. The first scan signal, the second scan signal, the third scan signal and the control signal of the second switch may have the activation level and the control signal of the first switch may have the deactivation level during a second duration of the threshold voltage sensing mode.

**[0022]** In an embodiment, a length of the second duration of the threshold voltage sensing mode may be longer than a length of the first duration of the threshold voltage sensing mode.

**[0023]** In an embodiment, the first scan signal, the second scan signal and the control signal of the first switch may have the activation level and the third scan signal, the control signal of the second switch and the emission signal may have the deactivation level during a first duration of a display mode. The first scan signal, the second scan signal, the third scan signal and the control signal of the second switch may have the deactivation level and the emission signal may have the activation level during a second duration of the display mode.

**[0024]** In an embodiment of a pixel circuit of a display apparatus according to the inventive concepts, the pixel circuit includes a first switching element, a second switching element, a third switching element, a fourth switching element, an organic light emitting element and a capacitor. The first switching element includes a control electrode, an input electrode and an output electrode. The second switching element includes a control electrode to which a first scan signal is applied, an input electrode to which a data voltage is applied, and an output electrode connected to the control electrode of the first switching element. The third switching element includes a control electrode to which an emission signal is applied, an input electrode connected to the output electrode of the first switching element and an output electrode connected to a first electrode of an organic light emitting element. The fourth switching element includes a control electrode to which a second scan signal is applied, an input electrode to which the data voltage is applied, and an output electrode connected to the output electrode of the first switching element. The organic light emitting element includes the first electrode connected to the output electrode of the third switching element and a second electrode to which a low power voltage is applied. The capacitor includes a first end connected to the input electrode of the first switching element and a second end connected to

the control electrode of the first switching element.

**[0025]** In an embodiment, the pixel circuit may further include a first switch connecting the input electrode of the second switching element and a data line and a second switch connecting the input electrode of the second switching element and a sensing line.

**[0026]** In an embodiment, the pixel circuit may further include a third switch configured to apply a high power voltage to the input electrode of the first switching element and a fourth switch configured to apply a reference voltage to the input electrode of the first switching element.

**[0027]** In an embodiment, the first scan signal, the second scan signal, a control signal of the first switch and a control signal of the fourth switch may have an activation level and a control signal of the second switch and a control signal of the third switch may have a deactivation level during a first duration of a threshold voltage sensing mode. The first scan signal, the second scan signal, the control signal of the second switch and the control signal of the fourth switch may have the activation level and the control signal of the first switch and the control signal of the third switch may have the deactivation level during a second duration of the threshold voltage sensing mode.

**[0028]** In an embodiment, the first to fourth switching elements may be P-type transistors.

**[0029]** According to the pixel circuit of the display apparatus, the threshold voltage of the driving switching element in the pixel circuit may be sensed and the threshold voltage of the driving switching element may be compensated. Thus, the luminance uniformity of the display panel may be enhanced so that the display quality may be enhanced.

**[0030]** In addition, the elements compensating the threshold voltage may not be included in the pixel circuit. The elements compensating the threshold voltage may sense the threshold voltage at an outside of the pixel circuit so that the number of the switching elements in the pixel circuit may be reduced. Thus, the manufacturing cost of the display panel may be reduced.

**[0031]** It is to be understood that both the foregoing general description and the following detailed description are explanatory and are intended to provide further explanation of the invention as claimed.

**[0032]** At least some of the above and other features of the invention are set out in the claims.

#### BRIEF DESCRIPTION OF THE DRAWINGS

**[0033]** The accompanying drawings, which are included to provide a further understanding of the invention and are incorporated in and constitute a part of this specification, illustrate embodiments of the invention, and together with the description serve to explain the inventive concepts.

FIG. 1 is a block diagram illustrating a display apparatus according to an embodiment of the inventive

concepts.

FIG. 2 is a circuit diagram illustrating a pixel circuit of a display panel of FIG. 1.

FIG. 3A is a timing diagram illustrating input signals applied to the pixel circuit of FIG. 2 in a threshold voltage sensing mode.

FIG. 3B is a timing diagram illustrating input signals applied to the pixel circuit of FIG. 2 in a display mode.

FIG. 4 is a circuit diagram illustrating a pixel circuit of a display panel of a display apparatus according to an embodiment of the inventive concepts.

FIG. 5 is a timing diagram illustrating input signals applied to the pixel circuit of FIG. 4 in the threshold voltage sensing mode.

FIG. 6 is a graph illustrating a voltage sensed at GNODE of FIG. 4;

FIG. 7 is a circuit diagram illustrating a pixel circuit of a display panel of a display apparatus according to an embodiment of the inventive concepts.

FIG. 8 is a timing diagram illustrating input signals applied to the pixel circuit of FIG. 7 in the threshold voltage sensing mode.

FIG. 9 is a circuit diagram illustrating a pixel circuit of a display panel of a display apparatus according to an embodiment of the inventive concepts.

FIG. 10 is a timing diagram illustrating input signals applied to the pixel circuit of FIG. 9 in the threshold voltage sensing mode.

#### 30 DETAILED DESCRIPTION

**[0034]** In the following description, for the purposes of explanation, numerous specific details are set forth in order to provide a thorough understanding of various embodiments or implementations of the invention. As used herein "embodiments" and "implementations" are interchangeable words that are non-limiting examples of devices or methods employing one or more of the inventive concepts disclosed herein. It is apparent, however, that various embodiments may be practiced without these specific details. In other instances, well-known structures and devices are shown in block diagram form in order to avoid unnecessarily obscuring various embodiments. Further, various embodiments may be different, but do not have to be exclusive. For example, specific shapes, configurations, and characteristics of an embodiment may be used or implemented in another embodiment without departing from the inventive concepts.

**[0035]** Unless otherwise specified, the illustrated embodiments are to be understood as providing features of varying detail of some ways in which the inventive concepts may be implemented in practice. Therefore, unless otherwise specified, the features, components, modules, layers, films, panels, regions, and/or aspects, etc. (hereinafter individually or collectively referred to as "elements"), of the various embodiments may be otherwise combined, separated, interchanged, and/or rearranged without departing from the inventive concepts.

**[0036]** The use of cross-hatching and/or shading in the accompanying drawings is generally provided to clarify boundaries between adjacent elements. As such, neither the presence nor the absence of cross-hatching or shading conveys or indicates any preference or requirement for particular materials, material properties, dimensions, proportions, commonalities between illustrated elements, and/or any other characteristic, attribute, property, etc., of the elements, unless specified. Further, in the accompanying drawings, the size and relative sizes of elements may be exaggerated for clarity and/or descriptive purposes. When an embodiment may be implemented differently, a specific process order may be performed differently from the described order. For example, two consecutively described processes may be performed substantially at the same time or performed in an order opposite to the described order. Also, like reference numerals denote like elements.

**[0037]** When an element, such as a layer, is referred to as being "on," "connected to," or "coupled to" another element or layer, it may be directly on, connected to, or coupled to the other element or layer or intervening elements or layers may be present. When, however, an element or layer is referred to as being "directly on," "directly connected to," or "directly coupled to" another element or layer, there are no intervening elements or layers present. To this end, the term "connected" may refer to physical, electrical, and/or fluid connection, with or without intervening elements. Further, the D1-axis, the D2-axis, and the D3-axis are not limited to three axes of a rectangular coordinate system, such as the x, y, and z - axes, and may be interpreted in a broader sense. For example, the D1-axis, the D2-axis, and the D3-axis may be perpendicular to one another, or may represent different directions that are not perpendicular to one another. For the purposes of this disclosure, "at least one of X, Y, and Z" and "at least one selected from the group consisting of X, Y, and Z" may be construed as X only, Y only, Z only, or any combination of two or more of X, Y, and Z, such as, for instance, XYZ, XYY, YZ, and ZZ. As used herein, the term "and/or" includes any and all combinations of one or more of the associated listed items.

**[0038]** Although the terms "first," "second," etc. may be used herein to describe various types of elements, these elements should not be limited by these terms. These terms are used to distinguish one element from another element. Thus, a first element discussed below could be termed a second element without departing from the teachings of the disclosure.

**[0039]** Spatially relative terms, such as "beneath," "below," "under," "lower," "above," "upper," "over," "higher," "side" (e.g., as in "sidewall"), and the like, may be used herein for descriptive purposes, and, thereby, to describe one elements relationship to another element(s) as illustrated in the drawings. Spatially relative terms are intended to encompass different orientations of an apparatus in use, operation, and/or manufacture in addition to the

orientation depicted in the drawings. For example, if the apparatus in the drawings is turned over, elements described as "below" or "beneath" other elements or features would then be oriented "above" the other elements or features. Thus, the term "below" can encompass both an orientation of above and below. Furthermore, the apparatus may be otherwise oriented (e.g., rotated 90 degrees or at other orientations), and, as such, the spatially relative descriptors used herein interpreted accordingly.

**[0040]** The terminology used herein is for the purpose of describing particular embodiments and is not intended to be limiting. As used herein, the singular forms, "a," "an," and "the" are intended to include the plural forms as well, unless the context clearly indicates otherwise. Moreover, the terms "comprises," "comprising," "includes," and/or "including," when used in this specification, specify the presence of stated features, integers, steps, operations, elements, components, and/or groups thereof, but do not preclude the presence or addition of one or more other features, integers, steps, operations, elements, components, and/or groups thereof. It is also noted that, as used herein, the terms "substantially," "about," and other similar terms, are used as terms of approximation and not as terms of degree, and, as such, are utilized to account for inherent deviations in measured, calculated, and/or provided values that would be recognized by one of ordinary skill in the art.

**[0041]** As customary in the field, some embodiments are described and illustrated in the accompanying drawings in terms of functional blocks, units, and/or modules. Those skilled in the art will appreciate that these blocks, units, and/or modules are physically implemented by electronic (or optical) circuits, such as logic circuits, discrete components, microprocessors, hard-wired circuits, memory elements, wiring connections, and the like, which may be formed using semiconductor-based fabrication techniques or other manufacturing technologies. In the case of the blocks, units, and/or modules being implemented by microprocessors or other similar hardware, they may be programmed and controlled using software (e.g., microcode) to perform various functions discussed herein and may optionally be driven by firmware and/or software. It is also contemplated that each block, unit, and/or module may be implemented by dedicated hardware, or as a combination of dedicated hardware to perform some functions and a processor (e.g., one or more programmed microprocessors and associated circuitry) to perform other functions. Also, each block, unit, and/or module of some embodiments may be physically separated into two or more interacting and discrete blocks, units, and/or modules without departing from the scope of the inventive concepts. Further, the blocks, units, and/or modules of some embodiments may be physically combined into more complex blocks, units, and/or modules without departing from the scope of the inventive concepts.

**[0042]** Unless otherwise defined, all terms (including technical and scientific terms) used herein have the same

meaning as commonly understood by one of ordinary skill in the art to which this disclosure is a part. Terms, such as those defined in commonly used dictionaries, should be interpreted as having a meaning that is consistent with their meaning in the context of the relevant art and should not be interpreted in an idealized or overly formal sense, unless expressly so defined herein.

**[0043]** Hereinafter, the inventive concepts will be explained in detail with reference to the accompanying drawings.

**[0044]** FIG. 1 is a block diagram illustrating a display apparatus according to an embodiment of the inventive concepts.

**[0045]** Referring to FIG. 1, the display apparatus includes a display panel 100 and a display panel driver. The display panel driver includes a driving controller 200, a gate driver 300, a gamma reference voltage generator 400, a data driver 500, and an emission driver 600.

**[0046]** The display panel 100 has a display region on which an image is displayed and a peripheral region adjacent to the display region.

**[0047]** The display panel 100 includes a plurality of gate lines GL, a plurality of data lines DL, a plurality of emission lines EL, and a plurality of pixels electrically connected to the gate lines GL, the data lines DL and the emission lines EL. The gate lines GL may extend in a first direction D1, the data lines DL may extend in a second direction D2 crossing the first direction D1, and the emission lines EL may extend in the first direction D1.

**[0048]** The driving controller 200 receives input image data IMG and an input control signal CONT from an external apparatus (not shown). For example, the input image data IMG may include red image data, green image data, and blue image data. The input image data IMG may include white image data. The input image data IMG may include magenta image data, cyan image data, and yellow image data. The input control signal CONT may include a master clock signal and a data enable signal. The input control signal CONT may further include a vertical synchronizing signal and a horizontal synchronizing signal.

**[0049]** The driving controller 200 generates a first control signal CONT1, a second control signal CONT2, a third control signal CONT3, a fourth control signal CONT4, and a data signal DATA based on the input image data IMG and the input control signal CONT.

**[0050]** The driving controller 200 generates the first control signal CONT1 for controlling an operation of the gate driver 300 based on the input control signal CONT, and outputs the first control signal CONT1 to the gate driver 300. The first control signal CONT1 may include a vertical start signal and a gate clock signal.

**[0051]** The driving controller 200 generates the second control signal CONT2 for controlling an operation of the data driver 500 based on the input control signal CONT, and outputs the second control signal CONT2 to the data driver 500. The second control signal CONT2 may include a horizontal start signal and a load signal.

**[0052]** The driving controller 200 generates the data signal DATA based on the input image data IMG. The driving controller 200 outputs the data signal DATA to the data driver 500.

5 **[0053]** The driving controller 200 generates the third control signal CONT3 for controlling an operation of the gamma reference voltage generator 400 based on the input control signal CONT, and outputs the third control signal CONT3 to the gamma reference voltage generator 400.

10 **[0054]** The driving controller 200 generates the fourth control signal CONT4 for controlling an operation of the emission driver 600 based on the input control signal CONT, and outputs the fourth control signal CONT4 to the emission driver 600.

15 **[0055]** The gate driver 300 generates gate signals driving the gate lines GL in response to the first control signal CONT1 received from the driving controller 200. The gate driver 300 may sequentially output the gate signals to the gate lines GL.

20 **[0056]** The gamma reference voltage generator 400 generates a gamma reference voltage VGREF in response to the third control signal CONT3 received from the driving controller 200. The gamma reference voltage generator 400 provides the gamma reference voltage VGREF to the data driver 500. The gamma reference voltage VGREF has a value corresponding to a level of the data signal DATA.

25 **[0057]** In an embodiment, the gamma reference voltage generator 400 may be disposed in the driving controller 200, or in the data driver 500.

30 **[0058]** The data driver 500 receives the second control signal CONT2 and the data signal DATA from the driving controller 200, and receives the gamma reference voltages VGREF from the gamma reference voltage generator 400. The data driver 500 converts the data signal DATA into data voltages having an analog type using the gamma reference voltages VGREF. The data driver 500 outputs the data voltages to the data lines DL.

35 **[0059]** For example, the data driver 500 may be integrally formed with the driving controller 200 to form a timing controller embedded data driver TED.

40 **[0060]** The emission driver 600 generates emission signals to drive the emission lines EL in response to the fourth control signal CONT4 received from the driving controller 200. The emission driver 600 may output the emission signals to the emission lines EL.

45 **[0061]** FIG. 2 is a circuit diagram illustrating a pixel circuit of the display panel 100 of FIG. 1.

50 **[0062]** Referring to FIGS. 1 and 2, the display panel 100 includes a plurality of pixel circuits.

**[0063]** In the present embodiment, the pixel circuit includes a first switching element TR1, a second switching element TR2, a third switching element TR3, a fourth switching element TR4, a fifth switching element TR5, an organic light emitting element OL, and a capacitor CST.

55 **[0064]** The first switching element TR1 includes a con-

trol electrode, an input electrode, and an output electrode.

**[0065]** The second switching element TR2 includes a control electrode to which a first scan signal SCAN1 is applied, an input electrode to which a data voltage VD is applied, and an output electrode connected to the control electrode of the first switching element TR1.

**[0066]** The third switching element TR3 includes a control electrode to which a second scan signal SCAN2 is applied, an input electrode to which an initialization voltage VI is applied, and an output electrode connected to the output electrode of the first switching element TR1.

**[0067]** The fourth switching element TR4 includes a control electrode to which an emission signal EM is applied, an input electrode to which a first power voltage ELVDD is applied, and an output electrode connected to the input electrode of the first switching element TR1.

**[0068]** The fifth switching element TR5 includes a control electrode to which a third scan signal SCAN3 is applied, an input electrode to which the data voltage VD is applied, and an output electrode connected to the input electrode of the first switching element TR1.

**[0069]** The organic light emitting element OL includes a first electrode connected to the output electrode of the first switching element TR1 and a second electrode to which a second power voltage ELVSS is applied.

**[0070]** The capacitor CST includes a first end connected to the control electrode of the first switching element TR1 and a second end connected to the output electrode of the first switching element TR1.

**[0071]** In the present embodiment, the first to fifth switching elements TR1 to TR5 may be N-type transistors. For example, the first to fifth switching elements TR1 to TR5 may be oxide thin film transistors.

**[0072]** The first to third scan signals SCAN1 to SCAN3 may be gate signals generated by the gate driver 300. The first to third scan signals SCAN1 to SCAN3 may be outputted from the gate driver 300 to the pixel circuit through the gate line GL. The pixel circuit may be connected to three gate lines applying the first to third scan signals SCAN1 to SCAN3.

**[0073]** FIG. 3A is a timing diagram illustrating input signals applied to the pixel circuit of FIG. 2 in a threshold voltage sensing mode. FIG. 3B is a timing diagram illustrating input signals applied to the pixel circuit of FIG. 2 in a display mode.

**[0074]** Referring to FIGS. 1, 2, 3A, and 3B, a threshold voltage  $V_{th}$  of the first switching element TR1 may be sensed at an outside of the pixel circuit. Each sensed threshold voltage  $V_{th}$  of the first switching element of the pixel circuit may be stored in the driving controller 200. When the driving controller 200 generates the data signal DATA, the driving controller 200 may compensate the variance of the threshold voltages  $V_{th}$  of the first switching elements TR1 of the pixel circuits. The driving controller 200 may output the data signal DATA including compensation of the variance of the threshold voltages  $V_{th}$  to the data driver 500.

**[0075]** The pixel circuit may be operated in one of the threshold voltage sensing mode and the display mode. In the threshold voltage sensing mode, the threshold voltages  $V_{th}$  of the first switching elements TR1 of the pixel circuits of the display panel 100 are sensed. For example, a manufacturer of the display apparatus may determine the variance of the threshold voltages  $V_{th}$  of the first switching elements TR1 of the pixel circuits of the display panel 100 before selling the display apparatus to a user. The manufacturer may compensate the variance of the threshold voltages  $V_{th}$  of the first switching elements TR1 when selling the display apparatus to the user. In addition, the threshold voltages  $V_{th}$  of the first switching elements TR1 may be sensed to compensate a shift of the threshold voltage  $V_{th}$  generated by use of the display panel 100 after the display apparatus is sold to the user. In addition, the threshold voltage  $V_{th}$  of the first switching element TR1 may be sensed in real time during an operation of the display panel 100 and the data voltage VD compensating the variance of the threshold voltages  $V_{th}$  of the first switching elements TR1 may be generated in real time after the display apparatus is sold to the user.

**[0076]** FIG. 3A represents the operation of the pixel circuit in the threshold voltage sensing mode. During a first duration DU1 of the threshold voltage sensing mode, the first scan signal SCAN1, and the second scan signal SCAN2 may have an activation level and the third scan signal SCAN3 may have a deactivation level. During a second duration DU2 of the threshold voltage sensing mode, the first scan signal SCAN1 may have the deactivation level, and the second scan signal SCAN2 and the third scan signal SCAN3 may have the activation level.

**[0077]** In the present embodiment, the first to fifth switching elements TR1 to TR5 may be N-type transistors so that the activation level of the first to third scan signals SCAN1 to SCAN3 may be a high level and the deactivation level of the first to third scan signals SCAN1 to SCAN3 may be a low level.

**[0078]** During the first duration DU1 of the threshold voltage sensing mode, the first scan signal SCAN1 has the activation level so that the data voltage VD is applied to the control electrode of the first switching element TR1 through the data line DL and the second switching element TR2.

**[0079]** During the first duration DU1 of the threshold voltage sensing mode, the second scan signal SCAN2 has the activation level so that the initialization voltage VI is applied to the first electrode of the organic light emitting element OL through the third switching element TR3.

**[0080]** During the first duration DU1 of the threshold voltage sensing mode, the third scan signal SCAN3 has the deactivation level so that the fifth switching element TR5 is turned off.

**[0081]** During the first duration DU1 of the threshold voltage sensing mode, the emission signal EM has the deactivation level so that the fourth switching element TR4 is turned off.

**[0082]** During the second duration DU2 of the threshold voltage sensing mode, the threshold voltage  $V_{th}$  of the first switching element is sensed.

**[0083]** During the second duration DU2 of the threshold voltage sensing mode, the first scan signal SCAN1 has the deactivation level so that the second switching element TR2 is turned off.

**[0084]** During the second duration DU2 of the threshold voltage sensing mode, the first switching element TR1 is turned on by the data voltage VD which is charged at the capacitor CST during the first duration DU1 of the threshold voltage sensing mode.

**[0085]** During the second duration DU2 of the threshold voltage sensing mode, the second scan signal SCAN2, and the third scan signal SCAN3 have the activation level so that the fifth switching element TR5 and the third switching element TR3 are turned on. The fifth switching element TR5, the first switching element TR1, and the third switching element TR3 form a current path.

**[0086]** The current flowing through the first switching element TR1 is sensed through an initialization voltage applying line SL which outputs the initialization voltage VI. The threshold voltage  $V_{th}$  of the first switching element TR1 may be determined based on the current flowing through the first switching element TR1. An analog front end ("AFE") which is a current sensing circuit may be connected to an end portion of the initialization voltage applying line SL.

**[0087]** The third scan signal SCAN3 and the fifth switching element TR5 may be elements to sense the threshold voltage  $V_{th}$  of the first switching element TR1.

**[0088]** During the second duration DU2 of the threshold voltage sensing mode, the emission signal EM has the deactivation level so that the fourth switching element TR4 may be turned off.

**[0089]** In the present embodiment, a length of the second duration DU2 of the threshold voltage sensing mode may be substantially the same as a length of the first duration DU1 of the threshold voltage sensing mode. Alternatively, the length of the second duration DU2 of the threshold voltage sensing mode may be set different from the length of the first duration DU1 of the threshold voltage sensing mode.

**[0090]** FIG. 3B represents the operation of the pixel circuit in the display mode. During a first duration DU1 of the display mode, the first scan signal SCAN1 and the second scan signal SCAN2 may have the activation level and the third scan signal SCAN3 may have the deactivation level. During a second duration DU2 of the display mode, the first scan signal SCAN1, the second scan signal SCAN2, and the third scan signal SCAN3 may have the deactivation level and the emission signal EM may have the activation level.

**[0091]** In the display mode, the third scan signal SCAN3 may maintain the deactivation level so that the fifth switching element TR5 is not turned on.

**[0092]** During the first duration DU1 of the display mode, the first scan signal SCAN1 has the activation level

so that the data voltage VD is applied to the control electrode of the first switching element TR1 through the data line DL and the second switching element TR2.

**[0093]** During the second duration DU2 of the display mode, the emission signal EM has the activation level so that the fourth switching element TR4 is turned on. In addition, during the second duration DU2 of the display mode, the first switching element TR1 is turned on by the data voltage VD which is charged at the capacitor CST during the first duration DU1 of the display mode.

**[0094]** During the second duration DU2 of the display mode, the fourth switching element TR4 and the first switching element TR1 are turned on so that the organic light emitting element OL emits light.

**[0095]** During the second duration DU2 of the display mode, the first to third scan signals SCAN1 to SCAN3 have the deactivation level so that the second switching element TR2, the third switching element TR3, and the fifth switching element TR5 are turned off.

**[0096]** According to the present embodiment, the threshold voltage  $V_{th}$  of the driving switching element TR1 in the pixel circuit may be sensed and the threshold voltage  $V_{th}$  of the driving switching element TR1 may be compensated. Thus, the luminance uniformity of the display panel 100 may be enhanced so that the display quality may be enhanced.

**[0097]** In addition, the elements compensating the threshold voltage  $V_{th}$  may not be included in the pixel circuit. The elements compensating the threshold voltage  $V_{th}$  may sense the threshold voltage  $V_{th}$  at a location outside of the pixel circuit so that the number of the switching elements in the pixel circuit may be reduced. Thus, the manufacturing cost of the display panel 100 may be reduced.

**[0098]** FIG. 4 is a circuit diagram illustrating a pixel circuit of a display panel 100 of a display apparatus according to an embodiment of the inventive concepts. FIG. 5 is a timing diagram illustrating input signals applied to the pixel circuit of FIG. 4 in the threshold voltage sensing mode. FIG. 6 is a graph illustrating a voltage sensed at GNODE of FIG. 4.

**[0099]** The display apparatus according to this embodiment is substantially the same as the display apparatus of the previous embodiment explained referring to FIGS. 1, 2, 3A, and 3B except for the structure of the pixel circuit of the display panel and the input signal applied to the pixel circuit. Thus, the same reference numerals will be used to refer to the same or like parts as those described in the previous embodiment of FIGS. 1, 2, 3A, and 3B and any repetitive explanation concerning the above elements will be omitted.

**[0100]** Referring to FIGS. 1, 4, 5, and 6, the display apparatus includes a display panel 100 and a display panel driver. The display panel driver includes a driving controller 200, a gate driver 300, a gamma reference voltage generator 400, a data driver 500 and an emission driver 600.

**[0101]** The display panel 100 includes a plurality of pix-

el circuits.

**[0102]** In the present embodiment, the pixel circuit includes a first switching element TR1, a second switching element TR2, a third switching element TR3, a fourth switching element TR4, a fifth switching element TR5, an organic light emitting element OL, and a capacitor CST.

**[0103]** The first switching element TR1 includes a control electrode, an input electrode, and an output electrode.

**[0104]** The second switching element TR2 includes a control electrode to which a first scan signal SCAN1 is applied, an input electrode to which a data voltage VD is applied, and an output electrode connected to the control electrode of the first switching element TR1.

**[0105]** The third switching element TR3 includes a control electrode to which a second scan signal SCAN2 is applied, an input electrode to which an initialization voltage VI is applied, and an output electrode connected to the output electrode of the first switching element TR1.

**[0106]** The fourth switching element TR4 includes a control electrode to which an emission signal EM is applied, an input electrode to which a first power voltage ELVDD is applied, and an output electrode connected to the input electrode of the first switching element TR1.

**[0107]** The fifth switching element TR5 includes a control electrode to which a third scan signal SCAN3 is applied, an input electrode to which the data voltage VD is applied, and an output electrode connected to the input electrode of the first switching element TR1.

**[0108]** The organic light emitting element OL includes a first electrode connected to the output electrode of the first switching element TR1 and a second electrode to which a second power voltage ELVSS is applied.

**[0109]** The capacitor CST includes a first end connected to the control electrode of the first switching element TR1 and a second end connected to the output electrode of the first switching element TR1.

**[0110]** In the present embodiment, the first to fifth switching elements TR1 to TR5 may be N-type transistors. For example, the first to fifth switching elements TR1 to TR5 may be oxide thin film transistors.

**[0111]** The pixel circuit may further include a first switch SW1 connecting the input electrode of the second switching element TR2 and the data line DL, and a second switch SW2 connecting the input electrode of the second switching element TR2 and a sensing line SL.

**[0112]** In the present embodiment, the initialization voltage VI may be applied through an initialization line IL. For example, the sensing line SL and the initialization line IL may be independently formed.

**[0113]** The pixel circuit may be operated in one of the threshold voltage sensing mode and the display mode.

**[0114]** During a first duration DU1 of the threshold voltage sensing mode, the first scan signal SCAN1, the second scan signal SCAN2, the third scan signal SCAN3, and a control signal S1 of the first switch SW1 may have an activation level and a control signal S2 of the second

switch SW2 may have a deactivation level. During a second duration DU2 of the threshold voltage sensing mode, the first scan signal SCAN1, the second scan signal SCAN2, the third scan signal SCAN3, and the control signal S2 of the second switch SW2 may have the activation level and the control signal S1 of the first switch SW1 may have the deactivation level.

**[0115]** In the present embodiment, the first to fifth switching elements TR1 to TR5 may be N-type transistors so that the activation level of the first to third scan signals SCAN1 to SCAN3 may be a high level and the deactivation level of the first to third scan signals SCAN1 to SCAN3 may be a low level.

**[0116]** For example, the activation level of the control signal of the first switch SW1 and the control signal of the second switch SW2 may be the high level and the deactivation level of the control signal of the first switch SW1 and the control signal of the second switch SW2 may be the low level.

**[0117]** In the present embodiment, during the first duration DU1 and the second duration DU2 of the threshold voltage sensing mode, all of the first to third scan signals SCAN1 to SCAN3 may have the activation level. During the first duration DU1 of the threshold voltage sensing mode, the data line DL applies the data voltage VD to the input electrode of the second switching element TR2 through the first switch SW1. During the second duration DU2 of the threshold voltage sensing mode, the sensing line SL is connected to the input electrode of the second switching element TR2 to sense the threshold voltage  $V_{th}$  of the first switching element TR1 through the sensing line SL.

**[0118]** In the present embodiment, during the second duration DU2 of the threshold voltage sensing mode, the threshold voltage  $V_{th}$  of the first switching element TR1 may be sensed based on the voltage of the input electrode GNODE of the second switching element TR2 using the second switch SW2 and the sensing line SL.

**[0119]** When the second duration DU2 of the threshold voltage sensing mode starts, the voltage of the input electrode GNODE of the second switching element TR2 gradually decrease from a level of the data voltage VD and is converged to a level of a sum of the initialization voltage VI and the threshold voltage  $V_{th}$  of the first switching element TR1.

**[0120]** In the present embodiment, the length of the second duration DU2 of the threshold voltage sensing mode may be longer than the length of the first duration DU1 of the threshold voltage sensing mode. A sufficient time for the voltage of the input electrode GNODE of the second switching element TR2 to be converged to the level of the sum of the initialization voltage VI and the threshold voltage  $V_{th}$  of the first switching element TR1 is needed in the second duration DU2 of the threshold voltage sensing mode so that the second duration DU2 of the threshold voltage sensing mode may be set longer than the first duration DU1 of the threshold voltage sensing mode.

**[0121]** The third scan signal SCAN3, the fifth switching element TR5 and the second switch SW2 may be elements to sense the threshold voltage  $V_{th}$  of the first switching element TR1.

**[0122]** In the display mode, the third scan signal SCAN3 and the control signal S2 of the second switch SW2 may maintain the deactivation level.

**[0123]** During a first duration of the display mode, the first scan signal SCAN1, the second scan signal SCAN2, and the control signal S1 of the first switch SW1 may have the activation level and the third scan signal SCAN3, the control signal S2 of the second switch SW2, and the emission signal EM may have the deactivation level.

**[0124]** During a second duration of the display mode, the first scan signal SCAN1, the second scan signal SCAN2, the third scan signal SCAN3, and the control signal S2 of the second switch SW2 may have the deactivation level and the emission signal EM may have the activation level.

**[0125]** According to the present embodiment, the threshold voltage  $V_{th}$  of the driving switching element TR1 in the pixel circuit may be sensed and the threshold voltage  $V_{th}$  of the driving switching element TR1 may be compensated. Thus, the luminance uniformity of the display panel 100 may be enhanced so that the display quality may be enhanced.

**[0126]** In addition, the elements compensating the threshold voltage  $V_{th}$  may not be included in the pixel circuit. The elements compensating the threshold voltage  $V_{th}$  may sense the threshold voltage  $V_{th}$  at an outside of the pixel circuit so that the number of the switching elements in the pixel circuit may be reduced. Thus, the manufacturing cost of the display panel 100 may be reduced.

**[0127]** FIG. 7 is a circuit diagram illustrating a pixel circuit of a display panel 100 of a display apparatus according to an embodiment of the inventive concepts. FIG. 8 is a timing diagram illustrating input signals applied to the pixel circuit of FIG. 7 in the threshold voltage sensing mode.

**[0128]** The display apparatus according to the present embodiment is substantially the same as the display apparatus of the previous embodiment explained referring to FIGS. 4, 5, and 6 except for the connection of the fifth switching element and the other elements. Thus, the same reference numerals will be used to refer to the same or like parts as those described in the previous embodiment of FIGS. 4, 5, and 6 and any repetitive explanation concerning the above elements will be omitted.

**[0129]** Referring to FIGS. 1, 6, 7, and 8, the display apparatus includes a display panel 100 and a display panel driver. The display panel driver includes a driving controller 200, a gate driver 300, a gamma reference voltage generator 400, a data driver 500, and an emission driver 600.

**[0130]** The display panel 100 includes a plurality of pixel circuits.

**[0131]** In the present embodiment, the pixel circuit in-

cludes a first switching element TR1, a second switching element TR2, a third switching element TR3, a fourth switching element TR4, a fifth switching element TR5, an organic light emitting element OL, and a capacitor CST.

**[0132]** The first switching element TR1 includes a control electrode, an input electrode, and an output electrode.

**[0133]** The second switching element TR2 includes a control electrode to which a first scan signal SCAN1 is applied, an input electrode to which a data voltage VD is applied, and an output electrode connected to the control electrode of the first switching element TR1.

**[0134]** The third switching element TR3 includes a control electrode to which a second scan signal SCAN2 is applied, an input electrode to which an initialization voltage VI is applied, and an output electrode connected to the output electrode of the first switching element TR1.

**[0135]** The fourth switching element TR4 includes a control electrode to which an emission signal EM is applied, an input electrode to which a first power voltage ELVDD is applied, and an output electrode connected to the input electrode of the first switching element TR1.

**[0136]** The fifth switching element TR5 includes a control electrode to which a third scan signal SCAN3 is applied, an input electrode connected to the input electrode of the first switching element TR1, and an output electrode connected to the control electrode of the first switching element TR1.

**[0137]** The organic light emitting element OL includes a first electrode connected to the output electrode of the first switching element TR1 and a second electrode to which a second power voltage ELVSS is applied.

**[0138]** The capacitor CST includes a first end connected to the control electrode of the first switching element TR1 and a second end connected to the output electrode of the first switching element TR1.

**[0139]** In the present embodiment, the first to fifth switching elements TR1 to TR5 may be N-type transistors. For example, the first to fifth switching elements TR1 to TR5 may be oxide thin film transistor.

**[0140]** The pixel circuit may further include a first switch SW1 connecting the input electrode of the second switching element TR2 and the data line DL and a second switch SW2 connecting the input electrode of the second switching element TR2 and a sensing line SL.

**[0141]** In the present embodiment, the initialization voltage VI may be applied through an initialization line IL. For example, the sensing line SL and the initialization line IL may be independently formed.

**[0142]** The pixel circuit may be operated in one of the threshold voltage sensing mode and the display mode.

**[0143]** During a first duration DU1 of the threshold voltage sensing mode, the first scan signal SCAN1, the second scan signal SCAN2, the third scan signal SCAN3, and a control signal S1 of the first switch SW1 may have an activation level and a control signal S2 of the second switch SW2 may have a deactivation level. During a sec-

ond duration DU2 of the threshold voltage sensing mode, the first scan signal SCAN1, the second scan signal SCAN2, the third scan signal SCAN3, and the control signal S2 of the second switch SW2 may have the activation level and the control signal S1 of the first switch SW1 may have the deactivation level.

**[0144]** In the present embodiment, during the first duration DU1 and the second duration DU2 of the threshold voltage sensing mode, all of the first to third scan signals SCAN1 to SCAN3 may have the activation level. During the first duration DU1 of the threshold voltage sensing mode, the data line DL applies the data voltage VD to the input electrode of the second switching element TR2 through the first switch SW1. During the second duration DU2 of the threshold voltage sensing mode, the sensing line SL is connected to the input electrode of the second switching element TR2 to sense the threshold voltage Vth of the first switching element TR1 through the sensing line SL.

**[0145]** In the present embodiment, during the second duration DU2 of the threshold voltage sensing mode, the threshold voltage Vth of the first switching element TR1 may be sensed based on the voltage of the input electrode GNODE of the second switching element TR2 using the second switch SW2 and the sensing line SL.

**[0146]** In the present embodiment, the length of the second duration DU2 of the threshold voltage sensing mode may be longer than the length of the first duration DU1 of the threshold voltage sensing mode.

**[0147]** The third scan signal SCAN3, the fifth switching element TR5 and the second switch SW2 may be elements to sense the threshold voltage Vth of the first switching element TR1.

**[0148]** In the display mode, the third scan signal SCAN3 and the control signal S2 of the second switch SW2 may maintain the deactivation level.

**[0149]** During a first duration of the display mode, the first scan signal SCAN1, the second scan signal SCAN2, and the control signal S1 of the first switch SW1 may have the activation level and the third scan signal SCAN3, the control signal S2 of the second switch SW2, and the emission signal EM may have the deactivation level.

**[0150]** During a second duration of the display mode, the first scan signal SCAN1, the second scan signal SCAN2, the third scan signal SCAN3, and the control signal S2 of the second switch SW2 may have the deactivation level and the emission signal EM may have the activation level.

**[0151]** According to the present embodiment, the threshold voltage Vth of the driving switching element TR1 in the pixel circuit may be sensed and the threshold voltage Vth of the driving switching element TR1 may be compensated. Thus, the luminance uniformity of the display panel 100 may be enhanced so that the display quality may be enhanced.

**[0152]** In addition, the elements compensating the threshold voltage Vth may not be included in the pixel circuit. The elements compensating the threshold volt-

age Vth may sense the threshold voltage Vth at an outside of the pixel circuit so that the number of the switching elements in the pixel circuit may be reduced. Thus, the manufacturing cost of the display panel 100 may be reduced.

**[0153]** FIG. 9 is a circuit diagram illustrating a pixel circuit of a display panel 100 of a display apparatus according to an embodiment of the inventive concepts. FIG. 10 is a timing diagram illustrating input signals applied to the pixel circuit of FIG. 9 in the threshold voltage sensing mode.

**[0154]** The display apparatus according to the present embodiment is substantially the same as the display apparatus of the previous embodiment explained referring to FIGS. 1, 2, 3A, and 3B except for the structure of the pixel circuit of the display panel and the input signal applied to the pixel circuit. Thus, the same reference numerals will be used to refer to the same or like parts as those described in the previous embodiment of FIGS. 1, 2, 3A, and 3B and any repetitive explanation concerning the above elements will be omitted.

**[0155]** Referring to FIGS. 1, 9 and 10, the display apparatus includes a display panel 100 and a display panel driver. The display panel driver includes a driving controller 200, a gate driver 300, a gamma reference voltage generator 400, a data driver 500, and an emission driver 600.

**[0156]** The display panel 100 includes a plurality of pixel circuits.

**[0157]** In the present embodiment, the pixel circuit includes a first switching element TR1, a second switching element TR2, a third switching element TR3, a fourth switching element TR4, an organic light emitting element OL, and a capacitor CST.

**[0158]** The first switching element TR1 includes a control electrode, an input electrode, and an output electrode.

**[0159]** The second switching element TR2 includes a control electrode to which a first scan signal SCAN1 is applied, an input electrode to which a data voltage VD is applied, and an output electrode connected to the control electrode of the first switching element TR1.

**[0160]** The third switching element TR3 includes a control electrode to which an emission signal EM is applied, an input electrode connected to the output electrode of the first switching element TR1, and an output electrode connected to a first electrode of an organic light emitting element OL.

**[0161]** The fourth switching element TR4 includes a control electrode to which a second scan signal SCAN2 is applied, an input electrode to which the data voltage VD is applied, and an output electrode connected to the output electrode of the first switching element TR1.

**[0162]** The organic light emitting element OL includes the first electrode connected to the output electrode of the third switching element TR3 and a second electrode to which a low power voltage ELVSS is applied.

**[0163]** The capacitor CST includes a first end connect-

ed to the input electrode of the first switching element TR1 and a second end connected to the control electrode of the first switching element TR1.

**[0164]** In the present embodiment, the first to fourth switching elements TR1 to TR4 may be P-type transistors. For example, the first to fourth switching elements TR1 to TR5 may be polysilicon thin film transistors. For example, the first to fourth switching elements TR1 to TR5 may be low temperature polysilicon ("LTPS") thin film transistors.

**[0165]** The pixel circuit may further include a first switch SW1 connecting the input electrode of the second switching element TR2 and the data line DL and a second switch SW2 connecting the input electrode of the second switching element TR2 and a sensing line SL.

**[0166]** The pixel circuit may further include a third switch SW3 applying a high power voltage ELVDD to the input electrode of the first switching element TR1 and a fourth switch SW4 applying a reference voltage VREF to the input electrode of the first switching element TR1.

**[0167]** The high power voltage ELVDD is a power voltage to turn on the organic light emitting element OL. The reference voltage VREF is applied to the input electrode of the first switching element TR1 when the pixel circuit is operated in the threshold voltage sensing mode. The reference voltage VREF may be less than the high power voltage ELVDD.

**[0168]** The pixel circuit may be operated in one of the threshold voltage sensing mode and the display mode.

**[0169]** During a first duration DU1 of the threshold voltage sensing mode, the first scan signal SCAN1, the second scan signal SCAN2, a control signal S1 of the first switch SW1, and a control signal S4 of the fourth switch SW4 may have an activation level and a control signal S2 of the second switch SW2, and a control signal S3 of the third switch SW3 may have a deactivation level.

**[0170]** During a second duration DU2 of the threshold voltage sensing mode, the first scan signal SCAN1, the second scan signal SCAN2, the control signal S2 of the second switch SW2, and the control signal S4 of the fourth switch SW4 may have the activation level and the control signal S1 of the first switch SW1 and the control signal S3 of the third switch SW3 may have the deactivation level.

**[0171]** In the present embodiment, the first to fourth switching elements TR1 to TR4 may be P-type transistors so that the activation level of the first and second scan signals SCAN1 and SCAN2 may be a low level and the deactivation level of the first and second scan signals SCAN1 and SCAN2 may be a high level.

**[0172]** For example, the activation level of the control signal of the first to fourth switches SW1 to SW4 may be the high level and the deactivation level of the control signal of the first to fourth switches SW1 to SW4 may be the low level.

**[0173]** In the present embodiment, during the first duration DU1 and the second duration DU2 of the threshold voltage sensing mode, both of the first and second scan

signals SCAN1 and SCAN2 may have the activation level. During the first duration DU1 of the threshold voltage sensing mode, the data line DL applies the data voltage VD to the input electrode of the second switching element TR2 through the first switch SW1. During the second duration DU2 of the threshold voltage sensing mode, the sensing line SL is connected to the input electrode of the second switching element TR2 to sense the threshold voltage  $V_{th}$  of the first switching element TR1 through the sensing line SL.

**[0174]** In the present embodiment, during the second duration DU2 of the threshold voltage sensing mode, the threshold voltage  $V_{th}$  of the first switching element TR1 may be sensed based on the voltage of the input electrode GNODE of the second switching element TR2 using the second switch SW2 and the sensing line SL.

**[0175]** In the present embodiment, the length of the second duration DU2 of the threshold voltage sensing mode may be longer than the length of the first duration DU1 of the threshold voltage sensing mode.

**[0176]** The second scan signal SCAN2, the fourth switching element TR4, the second switch SW2, and the fourth switch SW4 may be elements to sense the threshold voltage  $V_{th}$  of the first switching element TR1.

**[0177]** In the display mode, the second scan signal SCAN2, the control signal S2 of the second switch SW2, and the control signal S4 of the fourth switch SW4 may maintain the deactivation level.

**[0178]** According to the embodiment, the threshold voltage  $V_{th}$  of the driving switching element TR1 in the pixel circuit may be sensed and the threshold voltage  $V_{th}$  of the driving switching element TR1 may be compensated. Thus, the luminance uniformity of the display panel 100 may be enhanced so that the display quality may be enhanced.

**[0179]** In addition, the elements compensating the threshold voltage  $V_{th}$  may not be included in the pixel circuit. The elements compensating the threshold voltage  $V_{th}$  may sense the threshold voltage  $V_{th}$  at an outside of the pixel circuit so that the number of the switching elements in the pixel circuit may be reduced. Thus, the manufacturing cost of the display panel 100 may be reduced.

**[0180]** According to the inventive concepts as explained above, the display quality of the display panel may be enhanced and the manufacturing cost of the display panel may be reduced.

**[0181]** The foregoing is illustrative of the inventive concepts and is not to be construed as limiting thereof. Although a few embodiments of the inventive concepts have been described, those skilled in the art will readily appreciate that many modifications are possible in the embodiments without materially departing from the novel teachings and advantages of the inventive concepts. Accordingly, all such modifications are intended to be included within the scope of the inventive concepts as defined in the claims. Therefore, it is to be understood that the foregoing is illustrative of the inventive concepts and

is not to be construed as limited to the specific embodiments disclosed, and that modifications to the disclosed embodiments, as well as other embodiments, are intended to be included within the scope of the appended claims. The inventive concepts are defined by the following claims.

**[0182]** Although certain embodiments and implementations have been described herein, other embodiments and modifications will be apparent from this description. Accordingly, the inventive concepts are not limited to such embodiments, but rather to the broader scope of the appended claims.

## Claims

### 1. A pixel circuit of a display apparatus comprising:

a first switching element comprising a control electrode, an input electrode, and an output electrode;

a second switching element comprising a control electrode configured to receive a first scan signal, an input electrode configured to receive a data voltage, and an output electrode connected to the control electrode of the first switching element;

a third switching element comprising a control electrode configured to receive a second scan signal, an input electrode configured to receive an initialization voltage, and an output electrode connected to the output electrode of the first switching element;

a fourth switching element comprising a control electrode configured to receive an emission signal, an input electrode configured to receive a first power voltage, and an output electrode connected to the input electrode of the first switching element;

a fifth switching element comprising a control electrode configured to receive a third scan signal, an input electrode configured to receive the data voltage, and an output electrode connected to the input electrode of the first switching element;

an organic light emitting element comprising a first electrode connected to the output electrode of the first switching element and a second electrode configured to receive a second power voltage; and

a capacitor comprising a first end connected to the control electrode of the first switching element and a second end connected to the output electrode of the first switching element.

### 2. The pixel circuit of the display apparatus of claim 1, wherein the first scan signal and the second scan signal are configured to have an activation level and

the third scan signal is configured to have a deactivation level during a first duration of a threshold voltage sensing mode, and

wherein the first scan signal is configured to have the deactivation level and the second scan signal and the third scan signal are configured to have the activation level during a second duration of the threshold voltage sensing mode.

### 3. The pixel circuit of the display apparatus of claim 2, wherein a threshold voltage of the first switching element is configured to be sensed using the third switching element and an initialization voltage applying line configured to apply the initialization voltage during the second duration of the threshold voltage sensing mode.

### 4. The pixel circuit of the display apparatus of claim 2 or claim 3, wherein the first scan signal and the second scan signal are configured to have the activation level and the third scan signal is configured to have the deactivation level during a first duration of a display mode, and wherein the first scan signal, the second scan signal, and the third scan signal are configured to have the deactivation level and the emission signal is configured to have the activation level during a second duration of the display mode.

### 5. The pixel circuit of the display apparatus of any preceding claim, further comprising:

a first switch connecting the input electrode of the second switching element and a data line; and

a second switch connecting the input electrode of the second switching element and a sensing line.

### 6. The pixel circuit of the display apparatus of claim 5, wherein the first scan signal, the second scan signal, the third scan signal, and a control signal of the first switch are configured to have an activation level and a control signal of the second switch is configured to have a deactivation level during a first duration of a threshold voltage sensing mode, and wherein the first scan signal, the second scan signal, the third scan signal, and the control signal of the second switch are configured to have the activation level and the control signal of the first switch is configured to have the deactivation level during a second duration of the threshold voltage sensing mode.

### 7. The pixel circuit of the display apparatus of claim 6, wherein a length of the second duration of the threshold voltage sensing mode is configured to be longer than a length of the first duration of the threshold voltage sensing mode.

8. The pixel circuit of the display apparatus of claim 6 or claim 7, wherein a threshold voltage of the first switching element is configured to be sensed based on a voltage of the input electrode of the second switching element using the second switch and the sensing line during the second duration of the threshold voltage sensing mode. 5
9. The pixel circuit of the display apparatus of any one of claims 6 to 8, wherein the first scan signal, the second scan signal, and the control signal of the first switch are configured to have the activation level and the third scan signal and the control signal of the second switch are configured to have the deactivation level during a first duration of a display mode, and wherein the first scan signal, the second scan signal, the third scan signal, and the control signal of the second switch are configured to have the deactivation level and the emission signal is configured to have the activation level during a second duration of the display mode. 10
10. The pixel circuit of the display apparatus of any preceding claim, wherein the first to fifth switching elements are N-type transistors. 15
11. A pixel circuit of a display apparatus comprising:  
 a first switching element comprising a control electrode, an input electrode, and an output electrode;  
 a second switching element comprising a control electrode configured to receive a first scan signal, an input electrode configured to receive a data voltage, and an output electrode connected to the control electrode of the first switching element;  
 a third switching element comprising a control electrode configured to receive a second scan signal, an input electrode configured to receive an initialization voltage, and an output electrode connected to the output electrode of the first switching element;  
 a fourth switching element comprising a control electrode configured to receive an emission signal, an input electrode configured to receive a first power voltage, and an output electrode connected to the input electrode of the first switching element;  
 a fifth switching element comprising a control electrode configured to receive a third scan signal, an input electrode connected to the input electrode of the first switching element, and an output electrode connected to the control electrode of the first switching element;  
 an organic light emitting element comprising a first electrode connected to the output electrode of the first switching element and a second electrode configured to receive a second power voltage; and  
 a capacitor comprising a first end connected to the control electrode of the first switching element and a second end connected to the output electrode of the first switching element. 20
12. The pixel circuit of the display apparatus of claim 11, further comprising:  
 a first switch connecting the input electrode of the second switching element and a data line; and  
 a second switch connecting the input electrode of the second switching element and a sensing line. 25
13. The pixel circuit of the display apparatus of claim 12, wherein the first scan signal, the second scan signal, the third scan signal, and a control signal of the first switch are configured to have an activation level and a control signal of the second switch is configured to have a deactivation level during a first duration of a threshold voltage sensing mode, and wherein the first scan signal, the second scan signal, the third scan signal, and the control signal of the second switch are configured to have the activation level, and the control signal of the first switch is configured to have the deactivation level during a second duration of the threshold voltage sensing mode. 30
14. The pixel circuit of the display apparatus of claim 13, wherein a length of the second duration of the threshold voltage sensing mode is configured to be longer than a length of the first duration of the threshold voltage sensing mode. 35
15. The pixel circuit of the display apparatus of claim 13 or claim 14, wherein the first scan signal, the second scan signal, and the control signal of the first switch are configured to have the activation level, and the third scan signal, the control signal of the second switch, and the emission signal are configured to have the deactivation level during a first duration of a display mode, and wherein the first scan signal, the second scan signal, the third scan signal, and the control signal of the second switch are configured to have the deactivation level, and the emission signal is configured to have the activation level during a second duration of the display mode. 40
16. A pixel circuit of a display apparatus comprising:  
 a first switching element comprising a control electrode, an input electrode, and an output electrode; 45
- 50
- 55

a second switching element comprising a control electrode configured to receive a first scan signal, an input electrode configured to receive a data voltage, and an output electrode connected to the control electrode of the first switching element; 5

a third switching element comprising a control electrode configured to receive an emission signal, an input electrode connected to the output electrode of the first switching element, and an output electrode connected to a first electrode of an organic light emitting element; 10

a fourth switching element comprising a control electrode configured to receive a second scan signal, an input electrode configured to receive the data voltage, and an output electrode connected to the output electrode of the first switching element; 15

the organic light emitting element comprising the first electrode connected to the output electrode of the third switching element and a second electrode which is configured to receive a low power voltage; and 20

a capacitor comprising a first end connected to the input electrode of the first switching element and a second end connected to the control electrode of the first switching element. 25

17. The pixel circuit of the display apparatus of claim 16, further comprising: 30

a first switch configured to connect the input electrode of the second switching element and a data line; and 35

a second switch configured to connect the input electrode of the second switching element and a sensing line.

18. The pixel circuit of the display apparatus of claim 17, further comprising: 40

a third switch configured to apply a high power voltage to the input electrode of the first switching element; and 45

a fourth switch configured to apply a reference voltage to the input electrode of the first switching element.

19. The pixel circuit of the display apparatus of claim 18, wherein the first scan signal, the second scan signal, a control signal of the first switch, and a control signal of the fourth switch are configured to have an activation level, and a control signal of the second switch and a control signal of the third switch are configured to have a deactivation level during a first duration of a threshold voltage sensing mode, and 50
- wherein the first scan signal, the second scan signal, the control signal of the second switch, and the con- 55

control signal of the fourth switch are configured to have the activation level, and the control signal of the first switch and the control signal of the third switch are configured to have the deactivation level during a second duration of the threshold voltage sensing mode.

20. The pixel circuit of the display apparatus of any one of claims 16 to 19, wherein the first to fourth switching elements are P-type transistors.



FIG. 2




FIG. 3A




FIG. 3B




FIG. 4




FIG. 5




FIG. 6




FIG. 7




FIG. 8







FIG. 10





**PARTIAL EUROPEAN SEARCH REPORT**

Application Number

under Rule 62a and/or 63 of the European Patent Convention.  
This report shall be considered, for the purposes of subsequent proceedings, as the European search report

EP 19 21 0526

5

10

15

20

25

30

35

40

45

50

55

DOCUMENTS CONSIDERED TO BE RELEVANT			
Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claim	CLASSIFICATION OF THE APPLICATION (IPC)
Y	EP 3 327 710 A1 (SHENZHEN ROYOLE TECHNOLOGIES CO LTD [CN]) 30 May 2018 (2018-05-30) * paragraph [0014] - paragraph [0026]; figures 2-8 *	1-10	INV. G09G3/3233 G09G3/3291 G09G3/3266
Y	US 2004/108518 A1 (JO HIROAKI [JP]) 10 June 2004 (2004-06-10) * paragraphs [0008], [0035] - paragraph [0074]; figure 3 *	1-10	
			TECHNICAL FIELDS SEARCHED (IPC)
			G09G
INCOMPLETE SEARCH			
The Search Division considers that the present application, or one or more of its claims, does/do not comply with the EPC so that only a partial search (R.62a, 63) has been carried out.			
Claims searched completely :			
Claims searched incompletely :			
Claims not searched :			
Reason for the limitation of the search: see sheet C			
Place of search		Date of completion of the search	Examiner
Munich		12 March 2020	Adarska, Veneta
CATEGORY OF CITED DOCUMENTS			
X : particularly relevant if taken alone		T : theory or principle underlying the invention	
Y : particularly relevant if combined with another document of the same category		E : earlier patent document, but published on, or after the filing date	
A : technological background		D : document cited in the application	
O : non-written disclosure		L : document cited for other reasons	
P : intermediate document		& : member of the same patent family, corresponding document	

EPO FORM 1503 03/82 (P04E07)

**INCOMPLETE SEARCH  
SHEET C**Application Number  
EP 19 21 0526

5

Claim(s) completely searchable:  
1-10

10

Claim(s) not searched:  
11-20

Reason for the limitation of the search:

15

The independent claims 1, 11, and 16 do not to meet the requirements of Rule 43(2) EPC.

The independent apparatus claims 1, 11 and 16 do neither involve alternative solutions to a particular problem nor do they define interrelated products, so that one single independent device claim is appropriate.

20

The search is restricted to the subject-matter indicated in the letter of the applicant dated 26.02.2020 filed in reply to the invitation pursuant to Rule 62a (1) EPC dated 16.12.2019, i.e. the search is restricted to the independent claim 1 and respective dependent claims 2 to 10 as originally filed.

25

30

35

40

45

50

55

**ANNEX TO THE EUROPEAN SEARCH REPORT  
ON EUROPEAN PATENT APPLICATION NO.**

EP 19 21 0526

5 This annex lists the patent family members relating to the patent documents cited in the above-mentioned European search report.  
The members are as contained in the European Patent Office EDP file on  
The European Patent Office is in no way liable for these particulars which are merely given for the purpose of information.

12-03-2020

10	Patent document cited in search report	Publication date	Patent family member(s)	Publication date
15	EP 3327710 A1	30-05-2018	CN 107077818 A EP 3327710 A1 JP 2018528455 A KR 20180008652 A	18-08-2017 30-05-2018 27-09-2018 24-01-2018
20	US 2004108518 A1	10-06-2004	US 2018174512 A1 WO 2017012075 A1	21-06-2018 26-01-2017
25	US 2004108518 A1	10-06-2004	JP 2004004675 A US 2004108518 A1	08-01-2004 10-06-2004
30				
35				
40				
45				
50				
55				

EPO FORM P0459

For more details about this annex : see Official Journal of the European Patent Office, No. 12/82

专利名称(译)	显示装置的像素电路		
公开(公告)号	<a href="#">EP3657484A1</a>	公开(公告)日	2020-05-27
申请号	EP2019210526	申请日	2019-11-21
[标]申请(专利权)人(译)	三星显示有限公司		
申请(专利权)人(译)	三星DISPLAY CO., LTD.		
当前申请(专利权)人(译)	三星DISPLAY CO., LTD.		
[标]发明人	KIM JIWOONG KWON OHJO		
发明人	KIM, JIWOONG KWON, OHJO		
IPC分类号	G09G3/3233 G09G3/3291 G09G3/3266		
CPC分类号	G09G3/3233 G09G3/3266 G09G3/3291 G09G2300/0819 G09G2300/0842 G09G2300/0861 G09G2310/0251 G09G2320/0233 G09G2320/0295 G09G2320/043 G09G3/325 G09G2310/0264		
优先权	1020180144326 2018-11-21 KR		
外部链接	<a href="#">Espacenet</a>		

摘要(译)

像素电路包括第一至第五晶体管，有机发光元件和电容器。第二晶体管包括：控制电极，其接收第一扫描信号；输入电极，其接收数据电压；以及输出电极，其连接至第一晶体管的控制电极。第三晶体管包括：控制电极，其接收第二扫描信号；输入电极，其接收初始化电压；以及输出电极，其连接至第一晶体管的输出电极。第四晶体管包括接收发射信号的控制电极，接收第一电源电压的输入电极以及连接到第一晶体管的输入电极的输出电极。第五晶体管包括：控制电极，其接收第三扫描信号；输入电极，其接收数据电压；以及输出电极，其连接至第一晶体管的输入电极。

FIG. 2

