



(11) **EP 3 651 145 A1**

(12) **EUROPEAN PATENT APPLICATION**

(43) Date of publication:  
**13.05.2020 Bulletin 2020/20**

(51) Int Cl.:  
**G09G 3/3233 (2016.01)**

(21) Application number: **19207554.7**

(22) Date of filing: **06.11.2019**

(84) Designated Contracting States:  
**AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR**  
Designated Extension States:  
**BA ME**  
Designated Validation States:  
**KH MA MD TN**

(72) Inventors:  
• **KIM, Sung Hwan**  
Gyeonggi-do (KR)  
• **KANG, Chul Kyu**  
Gyeonggi-do (KR)  
• **OH, Soo Hee**  
Gyeonggi-do (KR)  
• **LEE, Dong Sun**  
Gyeonggi-do (KR)

(30) Priority: **06.11.2018 KR 20180135422**


(74) Representative: **Shearman, James Ward Marks & Clerk LLP**  
**15 Fetter Lane**  
**London EC4A 1BW (GB)**

(71) Applicant: **Samsung Display Co., Ltd**  
**Gyeonggi-do (KR)**

(54) **PIXEL CIRCUIT**

(57) A pixel circuit, includes: an organic light-emitting diode; a first transistor coupled between a second node and a third node, wherein a gate electrode of the first transistor is coupled to a first node; a second transistor coupled between a data line and the second node, wherein a gate electrode of the second transistor is coupled to a first scan line; a fourth transistor coupled between the first node and an initialization power source, wherein a gate electrode of the fourth transistor is coupled to a second scan line; a fifth transistor coupled between a first power source and the second node, wherein a gate electrode of the fifth transistor is coupled to a first emission line; and a sixth transistor and an eighth transistor coupled in series between the third node and the organic light-emitting diode.

FIG. 2



EP 3 651 145 A1

## Description

### BACKGROUND

#### 1. Field

[0001] Aspects of some embodiments of the present disclosure relate to a pixel circuit.

#### 2. Related Art

[0002] With the development of information technology, the importance of a display device, which is a connecting medium between information and users, is being emphasized. Accordingly, the use of display devices, such as liquid crystal display devices, organic light-emitting display devices, plasma display devices, and the like, is increasing.

[0003] An organic light-emitting display device is configured to display images using organic light-emitting diodes, which generate light through the recombination of electrons and holes, and generally has a relatively fast response time and may be driven with relatively low power consumption.

[0004] A method in which the driving transistor of a pixel circuit, which drives an organic light-emitting diode, is set to an on-bias state in advance may be utilized as a method for solving a hysteresis issue and a step-efficiency issue.

[0005] The Background section of the present Specification includes information that is intended to provide context to embodiments, and the information in the present Background section does not necessarily constitute prior art.

### SUMMARY

[0006] Aspects of some embodiments of the present disclosure are directed to a pixel circuit that may be capable of preventing or reducing unintended light emission and generation of overcurrent and reducing power consumption by setting the driving transistor thereof to an on-bias state.

[0007] According to some embodiment of the present disclosure, a pixel circuit may include an organic light-emitting diode, a first transistor coupled between a second node and a third node and configured such that the gate electrode thereof is coupled to a first node, a second transistor coupled between a data line and the second node and configured such that the gate electrode thereof is coupled to a first scan line, a fourth transistor coupled between the first node and an initialization power source and configured such that the gate electrode thereof is coupled to a second scan line, a fifth transistor coupled between a first power source and the second node and configured such that the gate electrode thereof is coupled to a first emission line, and a sixth transistor and an eighth transistor coupled in series between the third node and

the organic light-emitting diode, the sixth transistor being configured such that the gate electrode thereof is coupled to the first emission line, and the eighth transistor being configured such that the gate electrode thereof is coupled to a second emission line. Here, the phase of a first emission signal applied to the first emission line may be delayed relative to the phase of a second emission signal applied to the second emission line.

[0008] The sixth transistor may be coupled between the third node and one electrode of the eighth transistor, and the eighth transistor may be coupled between one electrode of the sixth transistor and the organic light-emitting diode.

[0009] The eighth transistor may be coupled between the third node and one electrode of the sixth transistor, and the sixth transistor may be coupled between one electrode of the eighth transistor and the organic light-emitting diode.

[0010] The pixel circuit may further include a third transistor coupled between the first node and the third node and configured such that the gate electrode thereof is coupled to the first scan line.

[0011] The third transistor may include a plurality of third sub-transistors that are coupled in series between the first node and the third node, and the fourth transistor may include a plurality of fourth sub-transistors that are coupled in series between the first node and the initialization power source.

[0012] The phase of a first scan signal applied to the first scan line may be delayed relative to the phase of a second scan signal applied to the second scan line.

[0013] The turn-on level pulse of the first scan signal may overlap the turn-off level pulse of the first emission signal, and the turn-on level pulse of the second scan signal may overlap the turn-off level pulse of the second emission signal.

[0014] The turn-on level pulse of the second scan signal may be generated when the first emission signal is at a turn-on level.

[0015] The pixel circuit may further include a seventh transistor coupled between the initialization power source and the organic light-emitting diode and configured such that the gate electrode thereof is coupled to a third scan line.

[0016] The phase of a third scan signal applied to the third scan line may be identical to the phase of a second scan signal applied to the second scan line.

[0017] The phase of a second scan signal applied to the second scan line may be delayed relative to the phase of a third scan signal applied to the third scan line.

[0018] The phase of a third scan signal applied to the third scan line may be delayed relative to the phase of a second scan signal applied to the second scan line.

[0019] The pixel circuit may further include a storage capacitor coupled between the first power source and the first node.

[0020] The pixel circuit may further include a first gate insulating layer configured to cover the source elec-

trodes, the drain electrodes, and the channels of the first, second, fourth to sixth, and eighth transistors, and the gate electrodes of the first, second, fourth to sixth, and eighth transistors, the first and second scan lines, and the first and second emission lines may be located on the first gate insulating layer.

[0021] The second scan line, the first scan line, the first emission line, and the second emission line may be sequentially located in a first direction on an identical plane.

[0022] The second emission line may perpendicularly overlap the source electrode and the drain electrode of the eighth transistor.

[0023] At least some of the above and other features of the invention are set out in the claims.

## BRIEF DESCRIPTION OF THE DRAWINGS

### [0024]

FIG. 1 is a diagram illustrating a display device according to some embodiments of the present disclosure.

FIG. 2 is a diagram illustrating a pixel circuit according to some embodiments of the present disclosure.

FIG. 3 is a diagram illustrating a pixel circuit according to some embodiments of the present disclosure.

FIG. 4 is a diagram illustrating a pixel circuit according to some embodiments of the present disclosure.

FIG. 5 is a diagram illustrating a method for driving a pixel circuit according to some embodiments of the present disclosure.

FIG. 6 is a diagram illustrating a method for driving a pixel circuit according to some embodiments of the present disclosure.

FIG. 7 is a diagram illustrating a coupling relationship between a scan driver and an emission driver according to the embodiment of FIG. 6.

FIG. 8 is a view for explaining an layout of a pixel circuit according to some embodiments of the present disclosure.

FIG. 9 is a cross-sectional view taken along the line I-I' of FIG. 8.

## DETAILED DESCRIPTION

[0025] Aspects of some embodiments are illustrated and described in the detailed description and the accompanying drawings.

[0026] The characteristics and features of some embodiments of the present disclosure and methods of achieving them will be more apparent from the following embodiments to be described in more detail with reference to the accompanying drawings. However, it should be noted that the present disclosure is not limited to the following embodiments, and may be implemented in various forms. It is also noted that in this specification, "connected/coupled" refers to one component not only directly coupling another component but also electrically cou-

pling another component through an intermediate component. Also, in the drawings, portions unrelated to the present disclosure will be omitted in order to clarify the description of the present disclosure, and the same reference numerals refer to like elements throughout.

[0027] FIG. 1 is a view illustrating a display device according to some embodiments of the present disclosure.

[0028] Referring to FIG. 1, the display device 10 may include a timing controller 11, a data driver 12, a scan driver 13, an emission driver 14, and a pixel unit 15.

[0029] The timing controller 11 may provide grayscale values and control signals to the data driver 12 so as to be suitable for the specifications of the data driver 12. Also, the timing controller 11 may provide a clock signal, a scan start signal, and the like to the scan driver 13 so as to be suitable for the specifications of the scan driver 13. Also, the timing controller 11 may provide a clock signal, an emission stop signal, and the like to the emission driver 14 so as to be suitable for the specifications of the emission driver 14.

[0030] The data driver 12 may generate data signals to be provided to data lines D1 to Dn using grayscale values and control signals, which are received from the timing controller 11. For example, the data driver 12 may sample the grayscale values using a clock signal and apply data voltages, corresponding to the grayscale values, to the data lines D1 to Dn as the data signals. Here, n may be a natural number greater than zero.

[0031] The scan driver 13 may receive a clock signal, a scan start signal, and the like from the timing controller 11 and generate scan signals to be provided to scan lines S1 to Sm. For example, the scan driver 13 may sequentially provide scan signals, each having a turn-on level pulse, to the scan lines S1 to Sm. For example, the scan driver 13 may take the form of a shift register, and may generate scan signals such that a scan start signal in the form of a turn-on level pulse is sequentially delivered to the next stage circuit under the control of the clock signal. Here, m may be a natural number greater than zero.

[0032] The emission driver 14 may receive a clock signal, an emission stop signal, and the like from the timing controller 11 and generate emission signals to be provided to emission lines E1 to Eo. For example, the emission driver 14 may sequentially provide emission signals, each having a turn-off level pulse, to the emission lines E1 to Eo. For example, the emission driver 14 may take the form of a shift register, and may generate emission signals such that an emission stop signal in the form of a turn-off level pulse is sequentially delivered to the next stage circuit under the control of the clock signal. Here, o may be a natural number greater than zero.

[0033] The pixel unit 15 includes pixel circuits. Each pixel circuit PXij may be coupled to a data line, a scan line, and an emission line corresponding thereto. The configuration and the driving method of the pixel circuit PXij will be described in detail below. Here, i and j may be natural numbers greater than zero.

[0034] FIG. 2 is a diagram illustrating a pixel circuit

according to some embodiments of the present disclosure, FIG. 3 is a diagram illustrating a pixel circuit according to some embodiments of the present disclosure, and FIG. 4 is a diagram illustrating a pixel circuit according to some embodiments of the present disclosure.

**[0035]** Referring to FIGS. 2 to 4, a pixel circuit PX<sub>ij</sub> includes first to eighth transistors M1 to M8, a storage capacitor C<sub>st</sub>, and an organic light-emitting diode OLED.

**[0036]** The first transistor M1 is coupled between a second node N2 and a third node N3. The gate electrode of the first transistor M1 is coupled to a first node N1. The first transistor M1 may be turned on or off in response to the voltage of the first node N1. The first transistor M1 may be referred to as a driving transistor.

**[0037]** The second transistor M2 is coupled between a data line D<sub>j</sub> and the second node N2. The gate electrode of the second transistor M2 is coupled to a first scan line S<sub>i</sub>. The second transistor M2 may be turned on or off in response to a first scan signal supplied to the first scan line S<sub>i</sub>. The second transistor M2 may be referred to as a scan transistor or a switching transistor.

**[0038]** The third transistor M3 is coupled between the first node N1 and the third node N3. The gate electrode of the third transistor M3 is coupled to the first scan line S<sub>i</sub>. The third transistor M3 may be turned on or off in response to the first scan signal supplied to the first scan line S<sub>i</sub>. According to some embodiments, the third transistor M3 may include a plurality of sub-transistors M3\_1 and M3\_2 that are coupled in series in order to prevent leakage current, as shown in FIG. 3.

**[0039]** The fourth transistor M4 is coupled between the first node N1 and an initialization power source VINT. The gate electrode of the fourth transistor M4 is coupled to a second scan line S(i-1) or a third scan line S(i-2). The fourth transistor M4 may be turned on or off in response to a second scan signal supplied to the second scan line S(i-1) or a third scan signal supplied to the third scan line S(i-2). Also, according to an embodiment, the fourth transistor M4 may include a plurality of sub-transistors M4\_1 and M4\_2 that are coupled in series in order to prevent leakage current, as shown in FIG. 3.

**[0040]** The fifth transistor M5 is coupled between a first power source ELVDD and the second node N2. The gate electrode of the fifth transistor M5 is coupled to a first emission line E<sub>i</sub>. The fifth transistor M5 may be turned on or off in response to a first emission signal supplied to the first emission line E<sub>i</sub>.

**[0041]** The sixth transistor M6 is coupled between the third node N3 and the anode electrode of the organic light-emitting diode OLED. The gate electrode of the sixth transistor M6 is coupled to the first emission line E<sub>i</sub>. The sixth transistor M6 may be turned on or off in response to the first emission signal supplied to the first emission line E<sub>i</sub>.

**[0042]** The seventh transistor M7 is coupled between the initialization power source VINT and the anode electrode of the organic light-emitting diode OLED. The gate electrode of the seventh transistor M7 is coupled to the

third scan line S(i-2). The seventh transistor M7 may be turned on or off in response to the third scan signal supplied to the third scan line S(i-2). According to some embodiments, the gate electrode of the seventh transistor M7 may be alternatively coupled to the second scan line S(i-1).

**[0043]** The eighth transistor M8 is coupled between the third node N3 and the anode electrode of the organic light-emitting diode OLED. In some embodiments of the present disclosure, the eighth transistor M8 may be coupled between the sixth transistor M6 and the anode electrode of the organic light-emitting diode OLED, as shown in FIG. 2. Alternatively, in some embodiments of the present disclosure, the eighth transistor M8 may be coupled between the third node N3 and the sixth transistor M6, as shown in FIG. 4.

**[0044]** The gate electrode of the eighth transistor M8 is coupled to a second emission line. The eighth transistor M8 may be turned on or off in response to a second emission signal supplied to the second emission line. Here, the second emission line may be, for example, the (i-1)-th emission line E(i-1) or the (i-2)-th emission line E(i-2).

**[0045]** The storage capacitor C<sub>st</sub> is coupled between the first power source ELVDD and the first node N1.

**[0046]** The organic light-emitting diode OLED may be configured such that the anode electrode thereof is coupled to one electrode of the seventh transistor M7 and one electrode of the eighth transistor M8 and such that the cathode electrode thereof is coupled to a second power source ELVSS.

**[0047]** The first emission signal applied to the first emission line E<sub>i</sub> may differ from the second emission signal applied to the second emission line E(i-1) or E(i-2). For example, the first emission line E<sub>i</sub> may be the i-th emission line E(i), and the second emission line may be the (i-2)-th emission line E(i-2).

**[0048]** The first scan signal applied to the first scan line S<sub>i</sub> may differ from the second scan signal applied to the second scan line S(i-1). For example, the first scan line S<sub>i</sub> may be the i-th scan line, and the second scan line S(i-1) may be the (i-1)-th scan line.

**[0049]** The third scan signal applied to the third scan line S(i-2) may differ from the first and second scan signals. For example, the third scan line S(i-2) may be the (i-2)-th scan line.

**[0050]** FIG. 5 is a diagram illustrating a method for driving a pixel circuit according to some embodiments of the present disclosure. In FIG. 5, a method for driving a pixel circuit in which the second emission line of FIG. 2 is the (i-1)-th emission line E(i-1) and in which the gate electrode of the fourth transistor M4 is coupled to the second scan line S(i-1) is illustrated.

**[0051]** Referring to FIG. 2 and FIG. 5, the first emission signal applied to the first emission line E<sub>i</sub>, the second emission signal applied to the second emission line E(i-1), the first scan signal applied to the first scan line S<sub>i</sub>, the second scan signal applied to the second scan line S(i-1), and the third scan signal applied to the third scan

line  $S(i-2)$  are illustrated.

**[0052]** The phase of the first emission signal may be delayed relative to the phase of the second emission signal. The phase of the first scan signal may be delayed relative to the phase of the second scan signal, and the phase of the second scan signal may be delayed relative to the phase of the third scan signal. In further embodiments, the phase of the third scan signal  $S(i-2)$  may be delayed relative to the phase of the second scan signal  $S(i-1)$ . In yet further embodiments, the phase of the second scan signal  $S(i-1)$  may be identical to the phase of the third scan signal  $S(i-2)$ .

**[0053]** A period during which the pulse of the third scan signal has a turn-on level may overlap a period during which the pulse of the first emission signal has a turn-off level. A period during which the pulse of the third scan signal has the turn-on level may overlap a period during which the pulse of the second emission signal has the turn-off level. The turn-on level pulse of the second scan signal may be generated when the second emission signal is at the turn-off level. The turn-on level pulse of the first scan signal may be generated when the first and second emission signals are at the turn-off level.

**[0054]** First, the third scan signal is switched to the turn-on level at a first time point  $t1$ .

**[0055]** In response to the third scan signal, the seventh transistor  $M7$  is turned on. Accordingly, the anode electrode of the organic light-emitting diode OLED is coupled to the initialization power source VINT, and electric charge stored in the anode electrode is initialized to the voltage of the initialization power source VINT.

**[0056]** Meanwhile, because the first and second emission signals are at the turn-on level at the first time point  $t1$ , the fifth, sixth, and eighth transistors  $M5$ ,  $M6$  and  $M8$  maintain the turn-on state. Accordingly, a current path that connects the first power source ELVDD, the fifth, first, sixth, eighth, and seventh transistors  $M5$ ,  $M1$ ,  $M6$ ,  $M8$  and  $M7$ , and the initialization power source VINT may be generated. However, because the fourth transistor  $M4$  in the turn-off state prevents the voltage of the initialization power source from being applied to the gate electrode of the first transistor  $M1$  at the first time point  $t1$ , overcurrent does not flow in the current path. That is, because a data voltage corresponding to a relevant grayscale is being applied to the gate electrode of the first transistor  $M1$ , the amount of current corresponding to the grayscale flows therein, whereby the amount of consumed current is not increased.

**[0057]** At a second time point  $t2$ , the second scan signal is switched to the turn-on level, and the second emission signal is at the turn-off level.

**[0058]** In response to the second scan signal and the second emission signal, the fourth transistor  $M4$  is turned on and the eighth transistor  $M8$  is turned off. Because the fourth transistor  $M4$  is turned on, the voltage of the initialization power source VINT is applied to the first node  $N1$ , that is, the gate electrode of the first transistor  $M1$ . Because the voltage of the initialization power source

VINT is set lower than the turn-on level, the first transistor  $M1$  may be turned on. Here, the fifth transistor  $M5$  and the sixth transistor  $M6$  are in the turn-on state by the first emission signal at the turn-on level. Accordingly, one electrode of the first transistor  $M1$  is coupled to the first power source ELVDD, and the gate electrode thereof is coupled to the initialization power source VINT, whereby the first transistor  $M1$  is set to an on-bias state.

**[0059]** Meanwhile, because the eighth transistor  $M8$  in the turn-off state interrupts the current path that connects the fifth, first, sixth, and seventh transistors  $M5$ ,  $M1$ ,  $M6$ , and  $M7$ , and the initialization power source VINT, incidences of an increase in the amount of consumed current may be prevented or reduced.

**[0060]** Also, because the eighth transistor  $M8$  is turned off, the organic light-emitting diode OLED does not emit light, whereby unintended light emission is prevented in the organic light-emitting diode OLED during the on-bias state. For example, when it is necessary for a pixel circuit  $PXij$  to display a black grayscale in a corresponding frame, the organic light-emitting diode OLED may emit light so as to be suitable for the target luminance.

**[0061]** Also, not the data voltage of the previous step, which changes each frame, but the same voltage of the initialization power source is applied to the gate electrode of the first transistor  $M1$ , whereby the first transistor  $M1$  may be stably set to the on-bias state.

**[0062]** At a third time point  $t3$ , the first scan signal is switched to the turn-on level, and the first and second emission signals are at the turn-off level.

**[0063]** In response to the first scan signal and the first and second emission signals, the second and third transistors  $M2$  and  $M3$  are turned on, and the fifth, sixth, and eighth transistors  $M5$ ,  $M6$  and  $M8$  are turned off. Because the second and third transistors  $M2$  and  $M3$  are turned on, a data signal is applied to one electrode of the storage capacitor  $Cst$  via the data line  $Dj$  and the second, first, and third transistors  $M2$ ,  $M1$  and  $M3$ , and the storage capacitor  $Cst$  stores the difference between the voltage of the data signal and the voltage of the first power source ELVDD. Here, the reduced threshold voltage of the first transistor  $M1$  may be reflected in the stored voltage.

**[0064]** Subsequently, when the second and first emission signals are sequentially set to the turn-on state at a fourth time point  $t4$ , the eighth transistor  $M8$  is turned on, and then the fifth and sixth transistors  $M5$  and  $M6$  are turned on. Accordingly, a current path that connects the first power source ELVDD, the fifth, sixth, and eighth transistors  $M5$ ,  $M6$ , and  $M8$ , the organic light-emitting diode OLED, and the second power source ELVSS is generated. The amount of current flowing in the current path may be set depending on the voltage stored in the storage capacitor  $Cst$  that is coupled to the gate electrode of the first transistor  $M1$ .

**[0065]** FIG. 6 is a diagram illustrating a method for driving a pixel circuit according to some embodiments of the present disclosure. In FIG. 6, a method for driving a pixel circuit in which the second emission line of FIG. 2 is the

(i-2)-th emission line E(i-2) and in which the gate electrode of the fourth transistor M4 is coupled to the third scan line S(i-2) is illustrated.

**[0066]** Referring to FIG. 2 and FIG. 6, the first emission signal applied to the first emission line E<sub>i</sub>, the second emission signal applied to the second emission line E(i-2), the first scan signal applied to the first scan line S<sub>i</sub>, and the third scan signal applied to the third scan line S(i-2) are illustrated. The second scan signal applied to the second scan line S(i-1) is illustrated in order to compare the phase thereof with the phases of the first scan signal and the third scan signal.

**[0067]** The phase of the first emission signal may be delayed relative to the phase of the second emission signal. The phase of the first scan signal S(i) may be delayed relative to the phase of the second scan signal S(i-1). The phase of the second scan signal S(i-1) may be delayed relative to the phase of the third scan signal S(i-2).

**[0068]** A period during which the pulse of the third scan signal has the turn-on level may overlap a period during which the pulse of the second emission signal has the turn-off level. A period during which the pulse of the second scan signal has the turn-on level may overlap a period during which the pulse of the second emission signal has the turn-off level. The turn-on level pulses of the third and second scan signals may be generated when the first emission signal is at the turn-on level. The turn-on level pulse of the first scan signal may be generated when the first and second emission signals are at the turn-off level.

**[0069]** First, at a first time point t<sub>1</sub>, the third scan signal is switched to the turn-on level, and the second emission signal is at the turn-off level.

**[0070]** In response to the third scan signal, the seventh transistor M7 is turned on. Accordingly, the anode electrode of the organic light-emitting diode OLED is coupled to the initialization power source VINT, and electric charge stored in the anode electrode is initialized to the voltage of the initialization power source VINT.

**[0071]** Also, in response to the third scan signal and the second emission signal, the fourth transistor M4 is turned on and the eighth transistor M8 is turned off. Because the fourth transistor M4 is turned on, the voltage of the initialization power source VINT is applied to the first node N1, that is, the gate electrode of the first transistor M1. Because the voltage of the initialization power source VINT is set lower than the turn-on level, the first transistor M1 may be turned on. Here, the fifth transistor M5 and the sixth transistor M6 are in the turn-on state by the first emission signal at the turn-on level. One electrode of the first transistor M1 is coupled to the first power source ELVDD, and the gate electrode thereof is coupled to the initialization power source VINT, whereby the first transistor M1 is set to an on-bias state.

**[0072]** Meanwhile, the eighth transistor M8 in the turn-off state interrupts the current path that connects the fifth, first, sixth, and seventh transistors M5, M1, M6, and M7, and the initialization power source VINT, whereby inci-

dences of an increase in the amount of consumed current may be prevented or reduced.

**[0073]** Also, because the eighth transistor M8 is turned off, the organic light-emitting diode OLED does not emit light, whereby unintended light emission is prevented in the organic light-emitting diode OLED during the on-bias state. For example, when it is necessary for a pixel circuit PX<sub>ij</sub> to display a black grayscale in a corresponding frame, the organic light-emitting diode OLED may emit light so as to be suitable for the target luminance.

**[0074]** Also, not the data voltage of the previous step, which changes each frame, but the same voltage of the initialization power source VINT is applied to the gate electrode of the first transistor M1, whereby the first transistor M1 may be stably set to the on-bias state.

**[0075]** At a second time point t<sub>2</sub>, the first scan signal is switched to the turn-on level, and the first and second emission signals are at the turn-off level.

**[0076]** In response to the first scan signal and the first and second emission signals, the second and third transistors M2 and M3 are turned on, and the fifth, sixth, and eighth transistors M5, M6, and M8 are turned off. Because the second and third transistors M2 and M3 are turned on, a data signal is applied to one electrode of the storage capacitor C<sub>st</sub> via the data line D<sub>j</sub> and the second, first, and third transistors M2, M1 and M3, and the storage capacitor C<sub>st</sub> stores the difference between the voltage of the data signal and the voltage of the first power source ELVDD. Here, the reduced threshold voltage of the first transistor M1 may be reflected in the stored voltage.

**[0077]** Subsequently, when the second and first emission signals are sequentially set to the turn-on state at a third time point t<sub>3</sub>, the eighth transistor M8 is turned on, and then the fifth and sixth transistors M5 and M6 are turned on. Accordingly, a current path that connects the first power source ELVDD, the fifth, sixth, and eighth transistors M5, M6, and M8, the organic light-emitting diode OLED, and the second power source ELVSS is generated. The amount of current flowing in the current path may be set depending on the voltage stored in the storage capacitor C<sub>st</sub> that is coupled to the gate electrode of the first transistor M1.

**[0078]** FIG. 7 is a diagram illustrating a coupling relationship between a scan driver and an emission driver according to the embodiment of FIG. 6.

**[0079]** Referring to FIG. 7, in some embodiments of the present disclosure, the scan driver 13 may include multiple stages SST<sub>i</sub>, SST(i+1), SST(i+2), SST(i+3), ... coupled to corresponding ones of pixel rows PX<sub>i</sub>, PX(i+1), PX(i+2), PX(i+3), .... Each of the stages SST<sub>i</sub>, SST(i+1), SST(i+2), SST(i+3), ... may operate as a shift register. The respective stages SST<sub>i</sub>, SST(i+1), SST(i+2), SST(i+3), ... may supply scan signals to the pixel rows PX<sub>i</sub>, PX(i+1), PX(i+2), PX(i+3), ... corresponding thereto through the respective scan lines S<sub>i</sub>, S(i+1), S(i+2), S(i+3), ....

**[0080]** In some embodiments of the present disclosure, each of the pixel rows PX<sub>i</sub>, PX(i+1), PX(i+2),

PX(i+3), ... may be supplied with a first scan signal from a corresponding one of the stages SST<sub>i</sub>, SST(i+1), SST(i+2), SST(i+3), ... through a corresponding one of the scan lines S<sub>i</sub>, S(i+1), S(i+2), S(i+3), .... Also, each of the pixel rows PX<sub>i</sub>, PX(i+1), PX(i+2), PX(i+3), ... may be supplied with a second scan signal and/or a third scan signal from the previous stage. In the embodiment of FIG. 7, each of the pixel rows PX<sub>i</sub>, PX(i+1), PX(i+2), PX(i+3), ... may be supplied with the (i-2)-th scan signal as the third scan signal by being coupled to the scan line of the stage before the previous stage.

**[0081]** In some embodiments of the present disclosure, the emission driver 14 may include multiple stages EST<sub>i</sub>, EST(i+2), .... coupled to the pixel rows PX<sub>i</sub>, PX(i+1), PX(i+2), PX(i+3), .... In the present disclosure, each of the stages EST<sub>i</sub>, EST(i+2), ... is coupled to two pixel rows selected from among the pixel rows PX<sub>i</sub>, PX(i+1), PX(i+2), PX(i+3), .... Each of the stages EST<sub>i</sub>, EST(i+2), ... may supply an emission signal to pixel rows corresponding thereto, among the pixel rows PX<sub>i</sub>, PX(i+1), PX(i+2), PX(i+3), ... through emission lines corresponding thereto, among the emission lines E<sub>i</sub>, E(i+1), E(i+2), E(i+3), .... In this embodiment, emission signals that are supplied to two pixel rows coupled to the same stage may have the same waveform.

**[0082]** In some embodiments of the present disclosure, each of the pixel rows PX<sub>i</sub>, PX(i+1), PX(i+2), PX(i+3), ... may be supplied with a first emission signal from the stage corresponding thereto, among the stages EST<sub>i</sub>, EST(i+2), ... through emission lines corresponding thereto, among the emission line E<sub>i</sub>, E(i+1), E(i+2), E(i+3), .... Also, each of the pixel rows PX<sub>i</sub>, PX(i+1), PX(i+2), PX(i+3), ... may be supplied with a second emission signal from the previous stage.

**[0083]** In the embodiment of FIG. 7, each of the pixel rows PX<sub>i</sub>, PX(i+1), PX(i+2), PX(i+3), ... may be supplied with the second emission signal by being coupled to the emission line of the previous stage or the stage before the previous stage. For example, in FIG. 7, the (i+2)-th pixel row PX(i+2) is supplied with the (i-1)-th emission signal by being coupled to the second emission line E(i+1), and the (i+3)-th pixel row PX(i+3) may be supplied with the (i-2)-th emission signal by being coupled to the second emission line E(i+1).

**[0084]** FIG. 8 is a view for explaining an example layout of a pixel circuit according to some embodiments of the present disclosure. In particular, FIG. 8 shows the layout of a pixel circuit in which the third transistor M3 is configured with sub-transistors M3\_1 and M3\_2 and in which the fourth transistor M4 is configured with sub-transistors M4\_1 and M4\_2, as shown in FIG. 3. FIG. 9 is a cross-sectional view taken along the line I-I' of FIG. 8.

**[0085]** Referring to FIG. 8 and FIG. 9, a substrate SUB may be a rigid substrate or a flexible substrate.

**[0086]** The rigid substrate may include a glass substrate, a quartz substrate, a glass ceramic substrate, and a crystalline glass substrate.

**[0087]** The flexible substrate may include a film sub-

strate including a polymer organic material and a plastic substrate including a polymer organic material. For example, the flexible substrate may include one of polyethersulfone (PES), polyacrylate, polyetherimide (PEI), polyethylene naphthalate (PEN), polyethylene terephthalate (PET), polyphenylene sulfide (PPS), polyarylate (PAR), polyimide (PI), polycarbonate (PC), triacetate cellulose (TAC), and cellulose acetate propionate (CAP). Also, the flexible substrate may include fiber glass reinforced plastic (FRP).

**[0088]** A buffer layer BUF may cover the substrate SUB. The buffer layer BUF may prevent impurities from diffusing into an active layer ACT from the substrate SUB. The buffer layer BUF may be an inorganic insulating layer. For example, the buffer layer BUF may be made of silicon nitride (SiN<sub>x</sub>), silicon oxide (SiO<sub>x</sub>), silicon oxynitride (SiO<sub>x</sub>N<sub>y</sub>), or a combination thereof, and may be omitted depending on the material of the substrate SUB and process conditions.

**[0089]** The active layer ACT may be provided on the buffer layer BUF. The active layer ACT may be made of a semiconductor material. For example, the active layer ACT may include polysilicon, amorphous silicon, oxide semiconductor, and the like. The portion that is not doped with an impurity in the active layer ACT configures the channels CH1 to CH7 of the transistors M1 to M7, and the portion doped with an impurity in the active layer ACT may configure electrodes SE1 to SE7 and DE1 to DE7 or lines. The impurity may be a p-type impurity. According to some embodiments, the impurity may be at least one of a p-type impurity, an n-type impurity, or metal.

**[0090]** A first gate insulating layer GI1 may cover the substrate SUB and the active layer ACT. The first gate insulating layer GI1 may cover the source electrodes SE1 to SE7 of the transistors M1 to M7, the drain electrodes DE1 to DE7 thereof, and the channels CH1 to CH7 thereof. The first gate insulating layer GI1 may be an inorganic insulating layer. For example, the first gate insulating layer GI1 may be made of silicon nitride (SiN<sub>x</sub>), silicon oxide (SiO<sub>x</sub>), silicon oxynitride (SiO<sub>x</sub>N<sub>y</sub>), or a combination thereof.

**[0091]** The gate electrodes GE1 to GE7 of the transistors M1 to M7, the first to third scan lines S<sub>i</sub>, S(i-1), and S(i-2), the first and second emission lines E<sub>i</sub> and E(i-1), the initialization power source VINT, and the first electrode LE of the storage capacitor Cst may be located on the first gate insulating layer GI1. The electrodes and lines on the first gate insulating layer GI1 may be made of the same conductive material. For example, the electrodes and lines on the first gate insulating layer GI1 may be made of molybdenum (Mo), titanium (Ti), aluminum (Al), silver (Ag), gold (Au), copper (Cu), or a combination thereof.

**[0092]** A second gate insulating layer GI2 may cover the first gate insulating layer GI1, the gate electrodes GE1 to GE7 of the transistors M1 to M7, the first to third scan lines S<sub>i</sub>, S(i-1), and S(i-2), the first and second emission lines E<sub>i</sub> and E(i-1), the initialization voltage source

VINT, and the first electrode LE of the storage capacitor Cst. The second gate insulating layer GI2 may be an inorganic insulating layer. For example, the second gate insulating layer GI2 may be made of silicon nitride ( $\text{SiN}_x$ ), silicon oxide ( $\text{SiO}_x$ ), silicon oxynitride ( $\text{SiO}_x\text{N}_y$ ), or a combination thereof.

**[0093]** The second electrode UE of the storage capacitor Cst may be located on the second gate insulating layer GI2. For example, the second electrode UE of the storage capacitor Cst may be made of molybdenum (Mo), titanium (Ti), aluminum (Al), silver (Ag), gold (Au), copper (Cu), or a combination thereof.

**[0094]** An interlayer insulating layer ILD may cover the second gate insulating layer GI2 and the second electrode UE of the storage capacitor Cst. The interlayer insulating layer ILD may be an inorganic insulating layer. For example, the interlayer insulating layer ILD may be made of silicon nitride ( $\text{SiN}_x$ ), silicon oxide ( $\text{SiO}_x$ ), silicon oxynitride ( $\text{SiO}_x\text{N}_y$ ), or a combination thereof.

**[0095]** The data line Dj and the power supply line of the first power source ELVDD may be located on the interlayer insulating layer ILD. The electrodes and lines on the interlayer insulating layer ILD may be made of the same material. For example, the electrodes and lines on the interlayer insulating layer ILD may be made of molybdenum (Mo), titanium (Ti), aluminum (Al), silver (Ag), gold (Au), copper (Cu), or a combination thereof.

**[0096]** A via layer VIA may cover the interlayer insulating layer ILD, the data line Dj, and the power supply line of the first power source ELVDD. The via layer VIA may be an organic insulating layer. For example, the via layer VIA may include at least one of polystyrene, polymethylmethacrylate (PMMA), polyacrylonitrile (PAN), polyamide (PA), polyimide (PI), polyarylether (PAE), heterocyclic polymer, parylene, epoxy, benzocyclobutene (BCB), siloxane-based resin, or silane-based resin. In some embodiments, the via layer VIA may be an inorganic insulating layer, or a multi-layer structure in which an organic insulating layer and an inorganic insulating layer are alternately stacked.

**[0097]** The second scan line  $S(n-1)$ , the first scan line  $S_n$ , the first emission line  $E_i$ , and the second emission line  $E(i-2)$  may be sequentially located in a first direction DR1 on the same plane. The same plane may be referred to as an identical plane, or merely a plane. Put more simply, the second scan line  $S(n-1)$ , the first scan line  $S_n$ , the first emission line  $E_i$ , and the second emission line  $E(i2)$  may be sequentially located in a first direction DR1 on a plane. The second scan line  $S(n-1)$ , the first scan line  $S_n$ , the first emission line  $E_i$ , and the second emission line  $E(i-2)$  may extend in a second direction DR2.

**[0098]** The second emission line  $E(i-2)$  may perpendicularly overlap the source electrode SE8 and the drain electrode DE8 of the eighth transistor M8. In other words, the second emission line  $E(i-2)$  may perpendicularly overlap a part that is in contact with the source electrode SE8 and the drain electrode DE8 of the eighth transistor

M8. Reference to the perpendicular overlap is described with reference to a plan view of the pixel circuit PXij. In other words, the second emission line  $E(i-2)$  may perpendicularly overlap the source electrode SE8 and the drain electrode DE8 of the eighth transistor M8 when viewed in a plan view.

**[0099]** The pixel circuit according to some embodiments of the present disclosure is configured to set the driving transistor thereof to an on-bias state, thereby preventing unintended light emission and generation of over-current and reducing power consumption.

**[0100]** While aspects of some embodiments of the present disclosure have been described in some detail with reference to the drawings, it will be understood by those skilled in the art that the present disclosure can be implemented in other specific forms without changing essential features of the present disclosure. Therefore, it should be noted that the forgoing embodiments are merely illustrative in all aspects and are not to be construed as limiting the present disclosure. The scope of the present disclosure is defined by the appended claims rather than the detailed description of the present disclosure.

## Claims

1. A pixel circuit, comprising:

- an organic light-emitting diode;
- a first transistor coupled between a second node and a third node, wherein a gate electrode of the first transistor is coupled to a first node;
- a second transistor coupled between a data line and the second node, wherein a gate electrode of the second transistor is coupled to a first scan line;
- a fourth transistor coupled between the first node and an initialization power source, wherein a gate electrode of the fourth transistor is coupled to a second scan line;
- a fifth transistor coupled between a first power source and the second node, wherein a gate electrode of the fifth transistor is coupled to a first emission line; and
- a sixth transistor and an eighth transistor coupled in series between the third node and the organic light-emitting diode, wherein a gate electrode of the sixth transistor is coupled to the first emission line, and a gate electrode of the eighth transistor is coupled to a second emission line, wherein a phase of a first emission signal applied to the first emission line is delayed relative to a phase of a second emission signal applied to the second emission line.

2. The pixel circuit according to claim 1, wherein:

- the sixth transistor is coupled between the third node and one electrode of the eighth transistor, and  
the eighth transistor is coupled between one electrode of the sixth transistor and the organic light-emitting diode.
3. The pixel circuit according to claim 1, wherein:  
  
the eighth transistor is coupled between the third node and one electrode of the sixth transistor, and  
the sixth transistor is coupled between one electrode of the eighth transistor and the organic light-emitting diode.
4. The pixel circuit according to any preceding claim, further comprising:  
a third transistor coupled between the first node and the third node and configured such that a gate electrode thereof is coupled to the first scan line.
5. The pixel circuit according to claim 4, wherein:  
  
the third transistor includes a plurality of third sub-transistors coupled in series between the first node and the third node, and  
the fourth transistor includes a plurality of fourth sub-transistors coupled in series between the first node and the initialization power source.
6. The pixel circuit according to any preceding claim, wherein a phase of a first scan signal applied to the first scan line is delayed relative to a phase of a second scan signal applied to the second scan line.
7. The pixel circuit according to claim 6, wherein:  
  
a turn-on level pulse of the first scan signal overlaps a turn-off level pulse of the first emission signal, and  
a turn-on level pulse of the second scan signal overlaps a turn-off level pulse of the second emission signal.
8. The pixel circuit according to claim 7, wherein the turn-on level pulse of the second scan signal is generated when the first emission signal is at a turn-on level.
9. The pixel circuit according to any preceding claim, further comprising:  
a seventh transistor coupled between the initialization power source and the organic light-emitting diode, wherein a gate electrode of the seventh transistor is coupled to a third scan line.
10. The pixel circuit according to claim 9, wherein a phase of a third scan signal applied to the third scan line is identical to a phase of a second scan signal applied to the second scan line.
11. The pixel circuit according to claim 9, wherein a phase of a second scan signal applied to the second scan line is delayed relative to a phase of a third scan signal applied to the third scan line.
12. The pixel circuit according to claim 9, wherein a phase of a third scan signal applied to the third scan line is delayed relative to a phase of a second scan signal applied to the second scan line.
13. The pixel circuit according to any preceding claim, further comprising:  
a storage capacitor coupled between the first power source and the first node.
14. The pixel circuit according to claim 9 or any claim dependent thereon, further comprising:  
  
a first gate insulating layer covering source electrodes, drain electrodes, and channels of the first, second, fourth to sixth, and eighth transistors,  
wherein the gate electrodes of the first, second, fourth to sixth, and eighth transistors, the first and second scan lines, and the first and second emission lines are on the first gate insulating layer.
15. The pixel circuit according to claim 14, wherein the second scan line, the first scan line, the first emission line, and the second emission line are sequentially arranged in a first direction on a plane.
16. The pixel circuit according to claim 15, wherein the second emission line perpendicularly overlaps the source electrode and the drain electrode of the eighth transistor.

FIG. 1




FIG. 2




FIG. 3






FIG. 5




FIG. 6




FIG. 7




FIG. 8





FIG. 9





EUROPEAN SEARCH REPORT

Application Number  
EP 19 20 7554

5

10

15

20

25

30

35

40

45

50

55

DOCUMENTS CONSIDERED TO BE RELEVANT			
Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claim	CLASSIFICATION OF THE APPLICATION (IPC)
X	US 2016/217735 A1 (PARK KYONG TAE [KR] ET AL) 28 July 2016 (2016-07-28) * paragraphs [0144] - [0160]; figures 16,17 *	1-4,6-13	INV. G09G3/3233
Y	US 2015/187270 A1 (LEE SEUNG-KYU [KR] ET AL) 2 July 2015 (2015-07-02) * paragraphs [0092] - [0102]; figure 4A *	1-4,6-13	
Y	US 2016/379552 A1 (KIM TAE JIN [KR] ET AL) 29 December 2016 (2016-12-29) * paragraphs [0089] - [0098]; figures 4,5 *	1-4,6-13	
-----			TECHNICAL FIELDS SEARCHED (IPC)
			G09G
-----			
-The present search report has been drawn up for all claims			
Place of search <b>Munich</b>		Date of completion of the search <b>10 December 2019</b>	Examiner <b>Giancane, Iacopo</b>
CATEGORY OF CITED DOCUMENTS X : particularly relevant if taken alone Y : particularly relevant if combined with another document of the same category A : technological background O : non-written disclosure P : intermediate document T : theory or principle underlying the invention E : earlier patent document, but published on, or after the filing date D : document cited in the application L : document cited for other reasons & : member of the same patent family, corresponding document			

EPO FORM 1503 03/02 (P04C01)



Application Number

EP 19 20 7554

5

**CLAIMS INCURRING FEES**

The present European patent application comprised at the time of filing claims for which payment was due.

10

Only part of the claims have been paid within the prescribed time limit. The present European search report has been drawn up for those claims for which no payment was due and for those claims for which claims fees have been paid, namely claim(s):

15

No claims fees have been paid within the prescribed time limit. The present European search report has been drawn up for those claims for which no payment was due.

20

**LACK OF UNITY OF INVENTION**

The Search Division considers that the present European patent application does not comply with the requirements of unity of invention and relates to several inventions or groups of inventions, namely:

25

see sheet B

30

All further search fees have been paid within the fixed time limit. The present European search report has been drawn up for all claims.

35

As all searchable claims could be searched without effort justifying an additional fee, the Search Division did not invite payment of any additional fee.

40

Only part of the further search fees have been paid within the fixed time limit. The present European search report has been drawn up for those parts of the European patent application which relate to the inventions in respect of which search fees have been paid, namely claims:

45

None of the further search fees have been paid within the fixed time limit. The present European search report has been drawn up for those parts of the European patent application which relate to the invention first mentioned in the claims, namely claims:

50

1-4, 6-13

55

The present supplementary European search report has been drawn up for those parts of the European patent application which relate to the invention first mentioned in the claims (Rule 164 (1) EPC).



**LACK OF UNITY OF INVENTION  
SHEET B**

Application Number

EP 19 20 7554

The Search Division considers that the present European patent application does not comply with the requirements of unity of invention and relates to several inventions or groups of inventions, namely:

1. claims: 1-4, 6-13

A pixel circuit, comprising:  
 an organic light-emitting diode;  
 a first transistor coupled between a second node and a third node, wherein a gate electrode of the first transistor is coupled to a first node;  
 a second transistor coupled between a data line and the second node, wherein a gate electrode of the second transistor is coupled to a first scan line;  
 a fourth transistor coupled between the first node and an initialization power source, wherein a gate electrode of the fourth transistor is coupled to a second scan line;  
 a fifth transistor coupled between a first power source and the second node, wherein a gate electrode of the fifth transistor is coupled to a first emission line; and  
 a sixth transistor and an eighth transistor coupled in series between the third node and the organic light-emitting diode, wherein a gate electrode of the sixth transistor is coupled to the first emission line, and a gate electrode of the eighth transistor is coupled to a second emission line, wherein a phase of a first emission signal applied to the first emission line is delayed relative to a phase of a second emission signal applied to the second emission line;  
 wherein: the sixth transistor is coupled between the third node and one electrode of the eighth transistor, and the eighth transistor is coupled between one electrode of the sixth transistor and the organic light-emitting diode.

---

2. claim: 5

A pixel circuit, comprising:  
 an organic light-emitting diode;  
 a first transistor coupled between a second node and a third node, wherein a gate electrode of the first transistor is coupled to a first node;  
 a second transistor coupled between a data line and the second node, wherein a gate electrode of the second transistor is coupled to a first scan line;  
 a fourth transistor coupled between the first node and an initialization power source, wherein a gate electrode of the fourth transistor is coupled to a second scan line;  
 a fifth transistor coupled between a first power source and the second node, wherein a gate electrode of the fifth transistor is coupled to a first emission line; and  
 a sixth transistor and an eighth transistor coupled in series between the third node and the organic light-emitting diode, wherein a gate electrode of the sixth transistor is coupled to the first emission line, and a gate electrode of the eighth transistor is coupled to a second emission line,



**LACK OF UNITY OF INVENTION  
SHEET B**

Application Number

EP 19 20 7554

5

The Search Division considers that the present European patent application does not comply with the requirements of unity of invention and relates to several inventions or groups of inventions, namely:

10

wherein a phase of a first emission signal applied to the first emission line is delayed relative to a phase of a second emission signal applied to the second emission line; further comprising:

15

a third transistor coupled between the first node and the third node and configured such that a gate electrode thereof is coupled to the first scan line, wherein the third transistor includes a plurality of third sub-transistors coupled in series between the first node and the third node, and the fourth transistor includes a plurality of fourth sub-transistors coupled in series between the first node and the initialization power source.

20

---

3. claims: 14-16

25

A pixel circuit, comprising: an organic light-emitting diode; a first transistor coupled between a second node and a third node, wherein a gate electrode of the first transistor is coupled to a first node; a second transistor coupled between a data line and the second node, wherein a gate electrode of the second transistor is coupled to a first scan line; a fourth transistor coupled between the first node and an initialization power source, wherein a gate electrode of the fourth transistor is coupled to a second scan line; a fifth transistor coupled between a first power source and the second node, wherein a gate electrode of the fifth transistor is coupled to a first emission line; and a sixth transistor and an eighth transistor coupled in series between the third node and the organic light-emitting diode, wherein a gate electrode of the sixth transistor is coupled to the first emission line, and a gate electrode of the eighth transistor is coupled to a second emission line, wherein a phase of a first emission signal applied to the first emission line is delayed relative to a phase of a second emission signal applied to the second emission line; further comprising: a seventh transistor coupled between the initialization power source and the organic light-emitting diode, wherein a gate electrode of the seventh transistor is coupled to a third scan line;

30

35

40

45

further comprising: a first gate insulating layer covering source electrodes, drain electrodes, and channels of the first, second, fourth to sixth, and eighth transistors, wherein the gate electrodes of the first, second, fourth to sixth, and eighth transistors, the first and second scan lines, and the first and second emission lines are on the first gate insulating layer.

50

---

55

**ANNEX TO THE EUROPEAN SEARCH REPORT  
ON EUROPEAN PATENT APPLICATION NO.**

EP 19 20 7554

5 This annex lists the patent family members relating to the patent documents cited in the above-mentioned European search report.  
The members are as contained in the European Patent Office EDP file on  
The European Patent Office is in no way liable for these particulars which are merely given for the purpose of information.

10-12-2019

10	Patent document cited in search report	Publication date	Patent family member(s)	Publication date
	US 2016217735 A1	28-07-2016	KR 20160092593 A US 2016217735 A1	05-08-2016 28-07-2016
15	US 2015187270 A1	02-07-2015	KR 20150076868 A US 2015187270 A1	07-07-2015 02-07-2015
20	US 2016379552 A1	29-12-2016	KR 20170002786 A US 2016379552 A1	09-01-2017 29-12-2016
25				
30				
35				
40				
45				
50				
55				

EPO FORM P0459

For more details about this annex : see Official Journal of the European Patent Office, No. 12/82

专利名称(译)	像素电路		
公开(公告)号	<a href="#">EP3651145A1</a>	公开(公告)日	2020-05-13
申请号	EP2019207554	申请日	2019-11-06
[标]申请(专利权)人(译)	三星显示有限公司		
申请(专利权)人(译)	三星DISPLAY CO. , LTD.		
当前申请(专利权)人(译)	三星DISPLAY CO. , LTD.		
[标]发明人	KIM SUNG HWAN KANG CHUL KYU OH SOO HEE LEE DONG SUN		
发明人	KIM, SUNG HWAN KANG, CHUL KYU OH, SOO HEE LEE, DONG SUN		
IPC分类号	G09G3/3233		
CPC分类号	G09G3/3233 G09G2300/0819 G09G2300/0842 G09G2300/0861 G09G3/3266 G09G3/3291 G09G2310/027		
优先权	1020180135422 2018-11-06 KR		
外部链接	<a href="#">Espacenet</a>		

摘要(译)

一种像素电路，包括：有机发光二极管；第一晶体管，其耦合在第二节点和第三节点之间，其中，第一晶体管的栅电极耦合至第一节点；第二晶体管，耦合在数据线和第二节点之间，其中，第二晶体管的栅电极耦合到第一扫描线；第四晶体管，耦合在第一节点和初始化电源之间，第四晶体管的栅电极耦合到第二扫描线；第五晶体管，耦接在第一电源和第二节点之间，所述第五晶体管的栅电极耦接至第一发射线；第六晶体管和第八晶体管串联耦合在第三节点和有机发光二极管之间。

FIG. 2

