

(11) **EP 2 299 430 A1** 

(12)

## **EUROPEAN PATENT APPLICATION**

(43) Date of publication:

23.03.2011 Bulletin 2011/12

(51) Int Cl.: **G09G 3/32** (2006.01)

(21) Application number: 10169619.3

(22) Date of filing: 15.07.2010

(84) Designated Contracting States:

AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO SE SI SK SM TR

Designated Extension States:

**BAMERS** 

(30) Priority: 02.09.2009 KR 20090082451

(71) Applicant: Samsung Mobile Display Co., Ltd. Giheung-gu Yongin-City, Gyeonggi-do 446-711 (KR) (72) Inventor: Jeong, Jin-Tae
Cheonan-si, Chungcheongnam-do (KR)

(74) Representative: Gulde Hengelhaupt Ziebig & Schneider Patentanwälte - Rechtsanwälte Wallstrasse 58/59 10179 Berlin (DE)

#### Remarks:

Amended claims in accordance with Rule 137(2) EPC.


FIG. 4

# (54) Organic light emitting display device and driving method thereof

An organic light emitting display device includes: a scan driver (110) for driving scan lines (S11,...,S1n, S21,...,S2n) and emission control lines (E1,...,En); a data driver (120) for sequentially providing j data signals to each of a plurality of output lines (O1,...,Oi) in each horizontal period; at least one demultiplexer (170) for transmitting the j data signals to j first data lines (D11,..., D1m), the at least one demultiplexer being coupled to the output lines (O1,...,Oi); a plurality of pixels (140) at crossing regions of the scan lines (S11,...,S1n,S21,...,S2n) and second data lines (D21,...,D2m) extending in a direction crossing the scan lines (S11,...,S1n,S21,...,S2n); and at least one common circuit unit (160) for controlling voltages of the second data lines (D21,...,D2m) coupled to the pixels (140) by using a reference voltage (Vref) and an initial voltage (Vint) and the data signals, the at least one common circuit unit (160) being coupled between the first data lines (D11,...,D1m) and the second data lines (D21,...,D2m).

The common circuit (160) comprises a capacitor (C1) coupling a first data line (D1m) to a second date line (D2m). In a threshold voltage detection period, the drive-TFT (M2) of a pixel is diode-connected (M3) and the common circuit capacitor (C1) stores a voltage corresponding to the threshold voltage of the drive-TFT (M2) to perform threshold voltage compensation in a subsequent writing period.

EP 2 299 430 A1



### **Description**

#### **CROSS-REFERENCE TO RELATED APPLICATIONS**

**[0001]** This application claims priority to and the benefit of Korean Patent Application No. 10-2009-0082451, filed on September 2, 2009, in the Korean Intellectual Property Office, the entire content of which is incorporated herein by reference.

### **BACKGROUND**

1. Field

10

15

20

30

35

40

45

50

55

**[0002]** An aspect of an embodiment of the present invention relates to an organic light emitting display device and a driving method thereof.

## 2. Description of Related Art

**[0003]** Various flat panel display devices with reduced weight and volume in comparison to a cathode ray tube have been developed. Examples of the flat panel display devices include a liquid crystal display device, a field emission display device, a plasma display panel, an organic light emitting display device, etc.

**[0004]** Among the flat panel display devices, the organic light emitting display device displays an image by using organic light emitting diodes that emit light by recombining holes with electrons. The organic light emitting display device has low power consumption while having high response speed.

[0005] FIG. 1 is a circuit diagram showing a pixel of an organic light emitting display device according the related art.

[0006] Referring to FIG. 1, a pixel 4 includes a pixel circuit 2 for controlling an organic light emitting diode (OLED) connected to the pixel circuit 2, a data line Dm, and a scan line Sn.

**[0007]** An anode electrode of the OLED is connected to the pixel circuit 2, and a cathode electrode of the OLED is connected to a second power supply ELVSS. The OLED generates light having a luminance (e.g., a predetermined luminance) corresponding to the amount of current supplied from the pixel circuit 2.

**[0008]** The pixel circuit 2 controls the amount of current supplied to the OLED to correspond to a data signal provided from the data line Dm when a scan signal is provided to the scan line Sn. Here, the pixel circuit 2 includes a second transistor M2 connected to a first power supply ELVDD and the OLED, a first transistor M1 connected to the second transistor M2, the data line Dm, and the scan line Sn, and a storage capacitor Cst connected between a gate electrode and a first electrode of the second transistor M2.

**[0009]** A gate electrode of the first transistor M1 is connected to the scan line Sn, and a first electrode of the first transistor M1 is connected to the data line Dm. In addition, a second electrode of the first transistor M1 is connected to one terminal of the storage capacitor Cst. Here, the first electrode is one of a source electrode or a drain electrode, and the second electrode is an electrode other than the first electrode. For example, when the first electrode is the source electrode, the second electrode is a drain electrode. The first transistor M1 connected to the scan line Sn and the data line Dm is turned on and provides the data signal provided from the data line Dm to the storage capacitor Cst when a scan signal is provided from the scan line Sn. Here, the storage capacitor Cst is charged with a voltage corresponding to the data signal.

**[0010]** The gate electrode of the second transistor M2 is connected to one terminal of the storage capacitor Cst, and the first electrode of the second transistor M2 is connected to the other terminal of the storage capacitor Cst and the first power supply ELVDD. In addition, a second electrode of the second transistor M2 is connected to the anode electrode of the OLED. The second transistor M2 controls the amount of current that flows to the second power supply ELVSS via the OLED from the first power supply ELVDD to correspond to a voltage value stored in the storage capacitor Cst. Here, the OLED generates light corresponding to the amount of current supplied from the second transistor M2.

**[0011]** The pixel circuit 2 supplies a current corresponding to the voltage charged in the storage capacitor Cst to the OLED to display an image having a luminance (e.g., a predetermined luminance). However, the above described organic light emitting display device cannot display an image having uniform luminance due to a variation in threshold voltage of the second transistor M2.

**[0012]** In the related art, additional circuits such as a plurality of transistors are included in the pixel 4 for compensating for the variation of the threshold voltage of the second transistor M2. However, when the plurality of transistors (for example, 6 transistors) are included in the pixel 4 in order to compensate for the variation of the threshold voltage of the second transistor M2, reliability is deteriorated.

**[0013]** Further, in the related art, a voltage value of the first power supply ELVDD varies due to a voltage drop depending on the position of the pixel 4, and as a result, an image having desired luminance cannot be displayed.

#### **SUMMARY**

20

30

35

40

45

50

55

**[0014]** An aspect of an embodiment of the present invention provides an organic light emitting display device that may compensate for a threshold voltage of a driving transistor and a voltage drop of a first voltage supplied to the driving transistor.

[0015] According to an embodiment of the present invention, an organic light emitting display device is driven during a horizontal period comprising first, second, third, fourth, and fifth periods. The organic light emitting display device includes: a scan driver for driving one or more scan lines and emission control lines grouped by horizontal lines of the organic light emitting display device and extending along an horizontal direction; a data driver for sequentially providing j data signals to each of a plurality of output lines of the data driver in every horizontal period; a demultiplexer for transmitting the j data signals to j first data lines, the demultiplexer being coupled to the output lines; a plurality of second data lines extending along a direction perpendicular to the scan lines; a plurality of pixels at crossing regions of the scan lines and second data lines; and a plurality of common circuit units for controlling voltages of the second data lines coupled to the pixels by using a reference voltage, an initial voltage and the data signals, the common circuit units being coupled between the first data lines and the second data lines.

**[0016]** Preferably, the reference voltage is a voltage that is lower than a voltage of a black data signal for expressing a black gray-level. Preferably, the initial voltage is a voltage that is lower than a voltage obtained by subtracting an absolute value of a threshold voltage of the second transistor from a voltage of the first power supply.

**[0017]** The organic light emitting display device may comprise a switch control unit for controlling the demultiplexer and the common circuit unit.

**[0018]** Preferably, the common circuit unit comprises: a first capacitor coupled between one of the first data lines and one of the second data lines; a first common transistor coupled between said one of the first data lines and a voltage source for providing the reference voltage and configured to be turned on in response to a first control signal from the switch control unit; and a second common transistor coupled between said one of the second data lines and a voltage source for providing the initial voltage and configured to be turned on in response to a second control signal from the switch control unit.

**[0019]** Preferably, each demultiplexer comprises j transistors coupled between one of the output lines and the j first data lines, and the j transistors being configured to be sequentially turned on in response to j control signals provided from the switch control unit. The j control signals may be sequentially provided during the fifth period of the horizontal period.

**[0020]** Preferably, the switch control unit provides the first control signal and the second control signal in each horizontal period, the second control signal being longer than the first control signal. Preferably, the second control signal is provided during the first period of the horizontal period and the first control signal is provided during the first to fourth periods of the horizontal period. Preferably, the j control signals for controlling the demultiplexer are not overlapped with the first control signal and the second control signal in each horizontal period.

**[0021]** Each of the horizontal lines may comprise a first scan line of the scan lines, a second scan line of the scan lines, and one of the emission control lines.

**[0022]** Preferably, the scan driver sequentially provides first scan signals to the first scan lines, sequentially provides second scan signals to the second scan lines and sequentially provides emission control signals to the emission control lines.

**[0023]** Each of the pixels may comprise an organic light emitting diode having a cathode electrode coupled to a second power supply; a second transistor having a first electrode coupled to a first power supply for controlling an amount of current supplied to the organic light emitting diode; a first transistor coupled between a gate electrode of the second transistor and one of the second data lines and configured to be turned on when the second scan signals are provided to said one of the second scan lines; a third transistor coupled between the gate electrode of the second transistor and a second electrode of the second transistor and configured to be turned on when a first scan signal is provided to one of the first scan lines coupled to a gate electrode of the third transistor; and a fourth transistor coupled between the second transistor and an anode electrode of the organic light emitting diode and configured to be turned off when the emission control signals are provided to said one of the emission control lines.

**[0024]** Preferably, the scan driver provides the second scan signals during the second to fifth periods of the horizontal period and provides the first scan signals during the third period of the horizontal period. Preferably, each of the emission control signals overlaps with at least two of the second scan signals.

**[0025]** The data driver may sequentially provide the j data signals during the fifth period of the horizontal period. According to an embodiment of the present invention, there is provided a driving method of an organic light emitting display device that includes a pixel including a first capacitor coupled between a first data line for receiving a data signal and a second data line coupled to the pixel and a driving transistor for controlling an amount of current flowing to a second power supply from a first power supply through an organic light emitting diode. The method includes: supplying a reference voltage to the first data line and supplying an initial voltage to the second data line; electrically coupling the

second data line to a gate electrode of the driving transistor while supplying the reference voltage to the first data line; increasing the voltage of the second data line to a voltage obtained by subtracting an absolute value of a threshold voltage of the driving transistor from a voltage of the first power supply by electrically coupling the driving transistor in a diode-connected configuration while supplying the reference voltage to the first data line; and varying a voltage of the gate electrode of the driving transistor by providing data signals to the first data line.

Preferably, the driving transistor is in a diode-connected configuration during said varying the voltage of the gate electrode of the driving transistor.

**[0026]** According to the above described embodiments of the present invention, an organic light emitting display device can display an image having a desired luminance irrespective of the voltage drop of a first power supply and the threshold voltage of a driving transistor. According to the embodiments of the present invention, it is possible to compensate for the voltage drop of the first power supply and the threshold voltage of the driving transistor by using a relatively simple structure in which four transistors and one capacitor are included in a pixel, thereby improving reliability. Further, the embodiments of the present invention may be applied to an organic light emitting display device using a demultiplexer.

#### 15 BRIEF DESCRIPTION OF THE DRAWINGS

**[0027]** The accompanying drawings, together with the specification, illustrate exemplary embodiments of the present invention and, together with the description, serve to explain the principles of the present invention.

[0028] FIG. 1 is a circuit diagram showing a pixel of an organic light emitting display device according to the related art.

[0029] FIG. 2 is a block diagram showing an organic light emitting display device according to an embodiment of the present invention.

[0030] FIG. 3 is a circuit diagram showing an embodiment of a pixel shown in FIG. 2.

[0031] FIG. 4 is a circuit diagram showing an embodiment of a common circuit unit shown in FIG. 2.

[0032] FIG. 5 is a circuit diagram showing a demultiplexer shown in FIG. 2.

[0033] FIG. 6 is a circuit diagram showing a connection structure of a demultiplexer, a common circuit unit, and pixels.

**[0034]** FIG. 7 is a waveform diagram for showing driving methods of a demultiplexer, a common circuit unit, and pixels shown in FIG. 6.

**[0035]** FIGS. 8A, 8B, 8C, 8D, and 8E are circuit diagrams for showing a driving process according to the waveform diagram of FIG. 7.

#### **DETAILED DESCRIPTION**

20

30

35

40

45

50

55

**[0036]** Hereinafter, certain exemplary embodiments according to the present invention will be described with reference to the accompanying drawings. Here, when a first element is described as being connected or coupled to a second element, the first element may be directly coupled to the second element or indirectly coupled to the second element via a third element. Further, some of the elements that are not essential to a complete understanding of the invention are omitted for clarity. Also, like reference numerals refer to like elements throughout.

[0037] Hereinafter, exemplary embodiments of the present invention will be described in detail with reference to FIGS. 2 to 8E.

**[0038]** FIG. 2 is a block diagram showing an organic light emitting display device according to an embodiment of the present invention. In FIG. 2, a demultiplexer (hereinafter, referred to as "DEMUX") 170 is connected to j (j is a natural number of 2 or more) data lines, but it is assumed that j is 3 for the convenience of description.

[0039] Referring to FIG. 2, the organic light emitting display device according to one embodiment of the present invention includes a display unit 130 that includes pixels 140 positioned at regions where first scan lines S11 to S1 n and second scan lines S21 to S2n cross second data lines D21 to D2m, common circuit units 160, which are connected between first data lines D11 to D1m and the second data lines D21 to D2m and are connected to the DEMUXs 170 through the first data lines D11 to D1m, a scan driver 110 for driving the first scan lines S11 to S1 n, the second scan lines S21 to S2n, and emission control lines E1 to En, a data driver 120 for providing j data signals to each of output lines O1 to Oi, respectively, during a horizontal period, and a timing controller 150 for controlling the scan driver 110 and the data driver 120.

**[0040]** In addition, according to one embodiment of the present invention, each of the DEMUXs 170 is connected to a corresponding one of the output lines O1 to Oi. Each of the output lines O1 to Oi provides j data signals to a connected one of the DEMUXs 170 during a horizontal period. The organic light emitting display device according to one embodiment of the present invention includes a switch control unit 180 for controlling the common circuit units 160.

**[0041]** The scan driver 110 receives a scan driving control signal SCS from the timing controller 150. The scan driver 110 that receives the scan driving control signal SCS generates and sequentially provides first scan signals to the first scan lines S11 to S1 n and generates and sequentially provides second scan signals to the second scan lines S21 to S2n. In addition, the scan driver 110 generates and sequentially provides emission control signals to the emission control

lines E1 to En.

20

30

35

45

50

55

**[0042]** Here, the first scan signals and the second scan signals are set to a voltage (e.g., low voltage) at which transistors included in the pixel 140 may be turned on, and the emission control signals are set to a voltage (e.g., high voltage) at which the transistors included in the pixel 140 may be turned off. In addition, a second scan signal provided to a k-th (k is a natural number) second scan line S2k is provided earlier than a first scan signal provided to a k-th first scan line S1 k and stops to be provided after the first scan signal stops to be provided. Further, the emission control signal provided to the emission control line (E1 to En) is provided to be overlapped with two second scan signals. For example, the emission control signal provided to the k-th emission control line Ek overlaps with the second scan signals provided to a k-th second scan line S2k and a (k+1)-th second scan line S2k+1.

**[0043]** The data driver 120 receives a data driving control signal DCS from the timing controller 150. The data driver 120 that receives the data driving control signal DCS provides j data signals to each of the output lines O1 to Oi in every horizontal period. Here, the data driver 120 provides the data signals to the output lines O1 to Oi during a period when the first scan signal is not provided and the second scan signal is provided.

**[0044]** The timing controller 150 generates the data driving control signal DCS and the scan driving control signal SCS to correspond to externally provided synchronization signals. The data driving control signal DCS generated by the timing controller 150 is provided to the data driver 120, and the scan driving control signal SCS is provided to the scan driver 110. In addition, the timing controller 150 provides externally provided data Data to the data driver 120.

**[0045]** Each of the DEMUXs 170 is connected between a corresponding one of the output lines O1 to Oi and j first data lines. Each of the DEMUXs 170 distributes j data signals supplied from each of the output lines O1 to Oi to j first data lines D11 to D1m in response to control signals CS1, CS2, and CS3 provided from the switch control unit 180.

[0046] The common circuit units 160 are formed between the first data lines D11 to D1m and the second data lines D21 to D2m, respectively. The common circuit units 160 receive an initial voltage Vint and a reference voltage Vref supplied from the outside. Each of the common circuit units 160 that receives the initial voltage Vint and the reference voltage Vref controls voltage of a first data line to which the common circuit unit 160 is connected in accordance with the control of the switch control unit 180.

[0047] The switch control unit 180 controls turn-on and turn-off of transistors included in the DEMUXs 170 and the common circuit units 160 while providing control signals CS3 to CS5 to the DEMUXs 170 and control signals CS1 to CS2 to the common circuit units 160. Here, the switch control unit 180 provides the third control signal CS3 to the fifth control signal CS5 in order to control three transistors included in the DEMUX 170 and provides the first control signal CS1 and the second control signal CS2 in order to control two transistors included in the common circuit unit 160.

**[0048]** In FIG. 2, the switch control unit 180 is additionally shown for the convenience of description according to one embodiment, but the present invention is not limited thereto. As one example, the switch control unit 180 may be included in the timing controller 150. In this case, the timing controller 150 generates the first control signal CS1 to the fifth control signal CS5 to control driving of the DEMUXs 170 and the common circuit units 160.

**[0049]** Each of the pixels 140 receives a first power supply ELVDD and a second power supply ELVSS from the outside. The pixels 140 that receive the first power supply ELVDD and the second power supply ELVSS generate light having a luminance (e.g., a predetermined luminance) while controlling the amount of current that flows to the second power supply ELVSS from the first power supply ELVDD to correspond to the data signals.

**[0050]** FIG. 3 is a circuit diagram showing an embodiment of a pixel shown in FIG. 2. In FIG. 3, a pixel 140 connected to a 2m-th data line D2m and a 1 n-th scan line S1 n is shown.

**[0051]** Referring to FIG. 3, the pixel 140 according to one embodiment of the present invention includes an organic light emitting diode OLED and a pixel circuit 142 for supplying current to the OLED.

**[0052]** An anode electrode of the OLED is connected to the pixel circuit 142 and a cathode electrode of the OLED is connected to the second power supply ELVSS. The OLED generates light having a luminance (e.g., a predetermined luminance) to correspond to the amount of current supplied from the pixel circuit 142.

**[0053]** The pixel circuit 142 receives a voltage (e.g., a predetermined voltage) corresponding to the data signal and supplies a current corresponding to the received voltage to the OLED. Here, the pixel circuit 142 includes first to fourth transistors M1 to M4 and a storage capacitor Cst.

**[0054]** A first electrode of the first transistor M1 is connected to the common circuit unit 160 through the second data line D2m and a second electrode of the first transistor M1 is connected to a gate electrode of the second transistor M2. In addition, a gate electrode of the first transistor M1 is connected to the second scan line S2n. The first transistor M1 is turned on when the scan signal is provided to the second scan line S2n.

[0055] A first electrode of the second transistor M2 is connected to the first power supply ELVDD, and a second electrode of the second transistor M2 is connected to a first electrode of the fourth transistor M4. In addition, the gate electrode of the second transistor M2 is connected to the second electrode of the first transistor M1. The second transistor M2 supplies a current corresponding to a voltage applied to its own gate electrode to the OLED through the fourth transistor M4.

[0056] A first electrode of the third transistor M3 is connected to the second electrode of the second transistor M2,

and the second electrode of the third transistor M3 is connected to the gate electrode of the second transistor M2. In addition, a gate electrode of the third transistor M3 is connected to the first scan line S1 n. The third transistor M3 is turned on when the scan signal is provided to the first scan line S1 n.

In this case, the third transistor M3 remains turned off after the first transistor M1 is turned on and turned off before the first transistor M1 is turned off. Here, when the third transistor M3 is turned on, the second transistor M2 is connected in a diode-connected configuration.

**[0057]** A first electrode of the fourth transistor M4 is connected to the second electrode of the second transistor M2, and the second electrode of the fourth transistor M4 is connected to the anode electrode of the OLED. In addition, a gate electrode of the fourth transistor M4 is connected to the emission control line En. The fourth transistor M4 is turned off when the emission control signal is provided and turned on when the emission control signal is not provided.

**[0058]** The storage capacitor Cst is connected between the gate electrode and the first electrode of the second transistor M2. The storage capacitor Cst is charged with a voltage (e.g., a predetermined voltage) to correspond to the voltage applied to the gate electrode of the second transistor M2.

[0059] FIG. 4 is a circuit diagram showing an embodiment of a common circuit unit 160 shown in FIG. 2. In FIG. 4, the common circuit unit 160 is connected to a 1m-th data line D1m. In addition, the common circuit unit 160 is connected to a plurality of pixels 140 in a unit of a vertical line (e.g., a column of pixels), but only one pixel 140 is shown in FIG. 4. [0060] Referring to FIG. 4, the common circuit unit 160 includes a first capacitor C1 having a first terminal connected to the first data line D1m and a second terminal connected to the second data line D2m, a first common transistor CM1 connected between the reference voltage Vref and the first terminal of the first capacitor C1, and a second common transistor CM2 connected between the initial voltage Vint and the second terminal of the first capacitor C1.

**[0061]** The first common transistor CM1 is connected between the reference voltage Vref and the first terminal of the first capacitor C1 and is turned on when the first control signal CS1 is provided. When the first common transistor CM1 is turned on, the voltage of the reference voltage Vref is supplied to the first terminal of the first capacitor C1.

20

30

40

45

50

**[0062]** The second common transistor CM2 is connected between the initial voltage Vint and the second terminal of the first capacitor C1 and is turned on when the second control signal CS2 is provided. When the second common transistor CM2 is turned on, the voltage of the initial voltage Vint is supplied to the second terminal of the second capacitor C2.

**[0063]** The first capacitor C1 is formed between the first data line D1m and the second data line D2m. The first capacitor C1 varies the voltage (i.e., the voltage of the second data line D2m) supplied to the pixel 140 to correspond to the data signal provided to the DEMUX 170.

[0064] FIG. 5 is a circuit diagram showing an embodiment of a DEMUX 170 shown in FIG. 2. In FIG. 5, a DEMUX 170 is connected to the i-th output line Oi.

[0065] Referring to FIG. 5, the DEMUX 170 includes a 10-th transistor M10, an 11-th transistor M11, and a 12-th transistor M12.

[0066] The 10-th transistor M10 is connected between the output line Oi and a (1m-2)-th data line D1m-2. The 10-th transistor M10 is turned on when the third control signal CS3 is supplied to provide the data signal provided from the output line Oi to the (1m-2)-th data line D1m-2.

**[0067]** The 11-th transistor M11 is connected between the output line Oi and a (1m-1)-th data line D1m-1. The 11-th transistor M11 is turned on when the fourth control signal CS4 is supplied to provide the data signal provided from the output line Oi to the (1m-1)-th data line D1m-1.

**[0068]** The 12-th transistor M12 is connected between the output line Oi and the 1m-th data line D1m. The 12-th transistor M12 is turned on when the fifth control signal CS5 is supplied to provide the data signal provided from the output line Oi to the 1m-th data line D1m.

**[0069]** Here, the third control signal CS3 to the fifth control signal CS5 are sequentially supplied, and, as a result, the data signals are supplied to the (1m-2)-th data line D1m-2, the (1m-1)-th data line D1m-1, and the first data line D1m while the 10-th transistor M10 to the 12-th transistor M12 are sequentially turned on.

**[0070]** FIG. 6 is a circuit diagram showing a connection structure of a demultiplexer, a common circuit unit, and pixels. In FIG. 6, the DEMUX 170 connected to the i-th output line Oi, the common circuit units 160, and the pixels 140 are shown according to one embodiment of the present invention.

**[0071]** Referring to FIG. 6, the output line Oi is connected to the DEMUX 170, and the DEMUX 170 includes the 10-th transistor M10, the 11-th transistor M11, and the 12-th transistor M12 that are connected to the first data lines D1m-2, D1m-1, and D1m, respectively.

[0072] The common circuit units 160 are positioned between the first data lines D1m-2, D1m-1, and D1m and the second data lines D2m-2, D2m-1, and D2m, respectively. The common circuit units 160 control voltages of the second data lines D2m-2, D2m-1, and D2m to correspond to the initial voltage Vint, the reference voltage Vref, and the data signals. [0073] In addition, in FIG. 6, a data capacitor Cdata represents an equivalent parasitic capacitor. Here, since a first terminal of the first capacitor C1 is positioned adjacent to the DEMUX 170, the parasitic capacitor formed by the first data line does not substantially influence driving. However, since the pixel 140 connected to a second terminal of the

first capacitor C1 are separated from each other in a vertical direction by a distance (e.g., a predetermined distance), a parasitic capacitor of the second data line influences driving. As a panel becomes larger, the influence of the parasitic capacitor of the second data line becomes larger. Therefore, in one embodiment of the present invention, the parasitic capacitor of the second data line that influences driving is shown as the data capacitor Cdata in FIG. 6.

[0074] FIG. 7 is a waveform diagram for showing driving methods of a demultiplexer, a common circuit unit, and pixels shown in FIG. 6.

[0075] Referring to FIG. 7, a first horizontal period 1 H is divided into a first period t1 to a fifth period t5.

**[0076]** First, during the first period t1, the first control signal CS1 and the second control signal CS2 are provided. Here, the first control signal CS1 is provided during the first period t1 to the fourth period t4, and the second control signal CS2 is provided during the first period t1.

[0077] When the first control signal CS1 is provided, the first common transistor CM1 is turned on as shown in FIG. 8A. In FIGS. 8A to 8E, when a transistor is turned off, only its reference numeral is shown in the drawing without its circuit symbol. However, it should be understood that the transistor is not physically removed from the circuit shown in FIGS. 8A to 8E. When the first common transistor CM1 is turned on, the voltage of the reference voltage Vref is supplied to a second node N2 (i.e., the first terminal of the first capacitor C1). Here, the voltage of the reference voltage Vref is set to a voltage lower than the voltage of a black data signal Vdata(black). The detailed description thereof will be described below.

[0078] When the second control signal CS2 is provided, the second common transistor CM2 is turned on. When the second common transistor CM2 is turned on, the voltage of the initial voltage Vint is supplied to a third node N3 (i.e., the second terminal of the first capacitor C1). Here, the voltage of the initial voltage Vint is set to a voltage sufficiently lower than a voltage obtained by subtracting an absolute value of the threshold voltage of the second transistor M2 from the voltage of the first power supply ELVDD. Here, when the initial voltage Vint is electrically connected to the first node N3 and the first node N1, the voltage of the first node N1 is set to the voltage lower than the voltage obtained by subtracting the absolute value of the threshold voltage of the second transistor M2 from the voltage of the first power supply ELVDD.

**[0079]** Here, since the first transistor M1 maintains a turn-off state during the first period t1, the first node N1 (i.e., the gate electrode of the second transistor M2) maintains the voltage charged during a previous frame period.

**[0080]** The second scan signal is provided to the second scan line S2n during the second period t2. When the scan signal is provided to the second scan line S2n, the first transistor M1 is turned on as shown in FIG. 8B. When the first transistor M1 is turned on, the first node N1 and the third node N3 are electrically connected to each other. Here, the second scan signal is provided during the second period t2 to the fifth period t5.

[0081] The first scan signal is provided to the first scan line S1 n during the third period t3. When the first scan signal is provided to the first scan line S1 n, the third transistor M3 is turned on as shown in FIG. 8C. When the third transistor M3 is turned on, the second transistor M2 is connected in the diode-connected configuration. In this case, the voltages of the first node N1 and the third node N3 are set to the voltage obtained by subtracting the absolute value of the threshold voltage of the second transistor M2 from the voltage of the first power supply ELVDD as shown in Equation 1.

# **Equation 1**

20

30

35

40

45

50

55

 $V_{N1} = V_{N3} = ELVDD-|Vth(M2)|$ 

**[0082]** Here, in one embodiment of the present invention, after the second scan signal is provided to the second scan line S2n, the first scan signal is provided to the first scan line S1 n. That is, in the embodiment of the present invention, it is possible to secure the reliability of an operation by providing the first scan signal after initializing the voltage of the first node N1 by firstly providing the second scan signal.

**[0083]** During the fourth period t4, the first scan signal stops to be provided. When the first scan signal stops to be provided, the third transistor M3 is turned off.

[0084] During the fifth period t5, the third control signal CS3, the fourth control signal CS4, and the fifth control signal CS5 are sequentially provided while the first control signal CS1 is not provided. When the first control signal CS1 is not provided, the first common transistor CM1 is turned off as shown in FIG. 8E. Here, since the first control signal CS1 stops to be provided after the first scan signal stops to be provided, the second node N2 maintains the voltage of the reference voltage Vref irrespective of the turn-off of the third transistor M3.

[0085] When the third control signal CS3 is provided, the 10-th transistor M10 is turned on. When the 10-th transistor M10 is turned on, the data signal provided to the output line Oi is provided to the second node N2. In this case, the voltage of the second node N2 is changed to the voltage of the data signal from the voltage of the reference voltage Vref.

[0086] When the voltage of the second node N2 is changed to the voltage of the data signal from the voltage of the reference voltage Vref, the voltage of the first node N1 varies as shown in Equation 2 to correspond to the variation of

the voltage of the second node N2 from a voltage of ELVDD - | Vth(M2) |.

## **Equation 2**

5

10

20

30

35

40

45

50

55

 $V_{N1} = ELVDD - |Vth(M2)| + {(C1+Cdata+Cst)/C1} \times (Vdata-Vref)$ 

[0087] In Equation 2, Vdata represents the voltage of the data signal.

[0088] In Equation 2, the first power supply ELVDD, the threshold voltage of the second transistor M2, the first capacitor C1, the data capacitor Cdata, and the storage capacitor Cst have respective determined values in design. In addition, the voltage of the reference voltage Vref is set to a value corresponding to the capacitances of the data capacitor Cdata and the first capacitor C1. Here, the voltage value of the reference voltage Vref is experimentally set so as to charge the pixel 140 with the desired voltage irrespective of the capacitances of the data capacitor Cdata and the first capacitor C1.

**[0089]** The voltage value of the voltage Vdata of the data signal varies depending on a gray-level to be expressed. That is, in Equation 2, only the voltage Vdata of the data signal varies depending on the gray-level, and, as a result, the voltage of the first node N1 is determined by the voltage Vdata of the data signal.

[0090] Thereafter, the 11-th transistor M11 and the 12-th transistor M12 are sequentially turned on to correspond to the fourth control signal CS4 and the fifth control signal CS5, respectively. At this time, the voltage of the first node N1 of the pixel 140 connected to each of the 11-th transistor M11 and the 12-th transistor M12 is set as shown in Equation 2. [0091] After the fifth period t5, the second scan signal stops to be provided to the second scan line S2n, such that the first transistor M1 is turned off. In this case, the storage capacitor Cst is charged with the voltage applied to the first node N1 and maintains the charged voltage during the fifth period t5.

**[0092]** Thereafter, the emission control signal stops to be provided to the emission control line En during a sixth period t6. When the emission control signal stops to be provided to the emission control line En, the fourth transistor M4 is turned on. When the fourth transistor M4 is turned on, the second transistor M2 and the anode electrode of the OLED are electrically connected to each other. In this case, the second transistor M2 supplies a current corresponding to the voltage applied to the first node N1 to the OLED to emit light corresponding to a gray-level.

[0093] Here, in one embodiment of the present invention, the voltage of the reference voltage Vref is set to a voltage lower than the voltage of the black data signal Vdata(black). When the voltage of the reference voltage Vref is set to the voltage lower than the voltage of the black data signal Vdata(black), the voltage of the first node N1 is set to a voltage higher than the voltage of ELVDD - | Vth(M2) | to express a full black color at the time of expressing a black gray-level.

[0094] In addition, as shown in Equation 2, when the voltage of the first node N1 is set, the current supplied to the OLED is determined irrespective of the voltage drop of the first power supply ELVDD and the threshold voltage of the second transistor M2. In other words, ELVDD - | Vth(M2) | is removed from an equation for determining a current flowing on the OLED, and, as a result, it is possible to display an image having a desired luminance irrespective of the voltage drop of the first power supply ELVDD and the threshold voltage of the second transistor M2.

**[0095]** Further, in one embodiment of the present invention, a relatively simple structure in which each of the pixels 140 includes four transistors M1 to M4 and only one capacitor Cst is formed, thereby improving reliability and reducing manufacturing cost.

**[0096]** While the present invention has been described in connection with certain exemplary embodiments, it is to be understood that the invention is not limited to the disclosed embodiments, but, on the contrary, is intended to cover various modifications and equivalent arrangements included within the scope of the appended claims, and equivalents thereof.

## Claims

1. An organic light emitting display device adapted to be driven during a horizontal period comprising first, second, third, fourth, and fifth periods (t1, t2, t3, t4, t5), the organic light emitting device comprising:

a scan driver (110) for driving one or more scan lines (S11, S12, S13, S1 n, S21, S22, S23, S2n) and emission control lines (E1, E2, E3, En) grouped by horizontal lines of the organic light emitting display device; a data driver (120) for sequentially providing j data signals to each of a plurality of output lines (O1, O2, Oi) of the data driver (120) in each horizontal period; at least one demultiplexer (170) for transmitting the j data signals to j first data lines (D11, D12, D13, D14, D15, D16, D1m-2, D1m-1, D1m), the demultiplexer being coupled to the output lines (O1, O2, Oi); a plurality of pixels (140) at crossing regions of the scan lines (S11, S12, S13, S1n, S21, S22, S23, S2n) and

second data lines (D21, D22, D23, D24, D25, D26, D2m-2, D2m-1, D2m) extending in a direction crossing the scan lines (S11, S12, S13, S1n, S21, S22, S23, S2n); and at least one common circuit unit (160) for controlling voltages of the second data lines (D21, D22, D23, D24, D25, D26, D2m-2, D2m-1, D2m) coupled to the pixels (140) by using a reference voltage (Vref), an initial voltage (Vint) and the data signals, the common circuit unit (160) being coupled between one of the first data lines (D11, D12, D13, D14, D15, D16, D1m-2, D1m-1, D1m) and a corresponding one of the second data lines (D21, D22, D23, D24, D25, D26, D2m-2, D2m-1, D2m).

2. The organic light emitting display device of claim 1, further comprising a switch control unit (180) for controlling the at least one demultiplexer (170) and the at least one common circuit unit (160).

5

10

- 3. The organic light emitting display device of claim 2, wherein each of the common circuit units (160) comprises:
- a first capacitor (C1) coupled between one first data line (D1m) of the first data lines (D11, D12, D13, D14, D15, D16, D1m-2, D1m-1, D1m) and one second data line (D2m) of the second data lines (D21, D22, D23, D24, D25, D26, D2m-2, D2m-1, D2m);
  a first common transistor (CM1) coupled between said one (D1m) of the first data lines (D11, D12, D13, D14, D15, D16, D1m-2, D1m-1, D1m) and a voltage source providing the reference voltage (Vref) and configured to be turned on in response to a first control signal (CS1) from the switch control unit (180); and a second common transistor (CM2) coupled between said one (D2m) of the second data lines (D21, D22, D23, D24, D25, D26, D2m-2, D2m-1, D2m) and a voltage source providing the initial voltage (Vint) and configured to be turned on in response to a second control signal (CS2) from the switch control unit (180).
- 4. The organic light emitting display device of one of claims 2 and 3, wherein each demultiplexer (170) comprises j transistors (M10, M11, M12) coupled between one of the output lines (Oi) and the j first data lines (D1m-2, D1m-1, D1m), and the j transistors (M10, M11, M12) being configured to be sequentially turned on in response to j control signals (CS3, CS4, CS5) provided from the switch control unit (180).
- 5. The organic light emitting display device of claim 4, wherein the switch control unit (180) is configured to sequentially provide the j control signals (CS3, CS4, CS5) during the fifth period (t5) of the horizontal period, and/or to concurrently provide the first control signal (CS1) and the second control signal (CS2) in each horizontal period, the second control signal (CS2) being longer than the first control signal (CS1).
- 6. The organic light emitting display device of claim 5, wherein the switch control unit (180) is configured to provide the second control signal (CS2) during the first period (t1) of the horizontal period and to provide the first control signal (CS1) during the first to fourth periods (t1, t2, t3, t4) of the horizontal period, and/or wherein the switch control unit (180) is configured to provide j control signals (CS3, CS4, CS5) for controlling the at least one demultiplexer (170), the j control signals (CS3, CS4, CS5) being not overlapped with the first control signal (CS1) and the second control signal (CS2) in each horizontal period.
- 7. The organic light emitting display device of one of the preceding claims, wherein each of the horizontal lines comprises a first scan line (S11, S12, S13, S1n) of the scan lines (S11, S12, S13, S1n, S21, S22, S23, S2n), a second scan line (S21, S22, S23, S2n) of the scan lines (S11, S12, S13, S1n, S21, S22, S23, S2n), and one of the emission control lines (E1, E2, E3, En).
  - **8.** The organic light emitting display device of claim 7, wherein the scan driver (110) is configured to sequentially provide first scan signals to the first scan lines (S11, S12, S13, S1n), sequentially provide second scan signals to the second scan lines (S21, S22, S23, S2n), and sequentially provide emission control signals to the emission control lines (E1, E2, E3, En).
    - 9. The organic light emitting display device of one of claims 7 and 8, wherein each of the pixels (140) comprises:
- an organic light emitting diode (OLED) having a cathode electrode coupled to a second power supply (ELVSS); a second transistor (M2) having a first electrode coupled to a first power supply (ELVDD) for controlling an amount of current supplied to the organic light emitting diode (OLED); a first transistor (M1) coupled between a gate electrode of the second transistor (M2) and one second data line

(D2m) of the second data lines (D21, D22, D23, D24, D25, D26, D2m-2, D2m-1, D2m) and configured to be turned on when the second scan signals are provided to one second scan line (S2n) of the second scan lines (S21, S22, S23, S2n) coupled to the gate electrode of the first transistor (M1);

a third transistor (M3) coupled between the gate electrode of the second transistor (M2) and a second electrode of the second transistor (M2) and configured to be turned on when first scan signals are provided to one first scan line (S1n) of the first scan lines (S11, S12, S13, S1n) coupled to the gate electrode of the third transistor (M3); and

a fourth transistor (M4) coupled between the second transistor (M2) and an anode electrode of the organic light emitting diode (OLED) and configured to be turned off when the emission control signals are provided to one emission control line (En) of the emission control lines (E1, E2, E3, En) coupled to the gate electrode of the fourth transistor (M4).

- **10.** The organic light emitting display device of one of claims 8 and 9, wherein the scan driver (110) is configured to provide the second scan signals during the second to fifth periods (t2, t3, t4, t5) of the horizontal period and provide the first scan signals during the third period (t3) of the horizontal period.
- **11.** The organic light emitting display device of one of claims 8-10, wherein the scan driver (110) is configured to provide emission control signals overlapping with at least two of the second scan signals.
- **12.** The organic light emitting display device of one of the preceding claims, wherein the data driver (120) is configured to sequentially provide the j data signals during the fifth period (t5) of the horizontal period.
  - 13. A driving method of an organic light emitting display device that comprises a plurality of pixels (140) arranged in a matrix and a plurality of common circuit units (160), each common circuit unit (160) comprising a first capacitor (C1) coupled between a first data line (D1m) for receiving a data signal and a second data line (D2m) coupled to the pixels (140) arranged along a column, each pixel (140 comprising a driving transistor (M2) for controlling an amount of current flowing to a second power supply (ELVSS) from a first power supply (ELVDD) through an organic light emitting diode (OLED), the method comprising:
    - supplying a reference voltage (Vref) to the first data line (D1m) and supplying an initial voltage (Vint) to the second data line (V2m);
    - electrically coupling the second data line (D2m) to a gate electrode of the driving transistor (M2) while supplying the reference voltage (Vref) to the first data line (D1m);
    - increasing the voltage of the second data line (D2m) to a voltage obtained by subtracting an absolute value of a threshold voltage of the driving transistor (M2) from a voltage of the first power supply (ELVDD) by electrically coupling the driving transistor (M2) in a diode-connected configuration while supplying the reference voltage (Vref) to the first data line (D1m); and
    - varying a voltage of the gate electrode of the driving transistor (M2) by providing data signals to the first data line (D1m).
  - **14.** The driving method of an organic light emitting display device of claim 13, wherein the reference voltage (Vref) is lower than a voltage of a black data signal for expressing a black gray-level, and/or wherein the initial voltage (Vint) is lower than the voltage obtained by subtracting the absolute value of the threshold voltage of the driving transistor (M2) from the voltage of the first power supply (ELVDD).
  - **15.** The driving method of an organic light emitting display device of one of claims 13 and 14, wherein the driving transistor (M2) is in a diode-connected configuration during said varying the voltage of the gate electrode of the driving transistor (M2).

## Amended claims in accordance with Rule 137(2) EPC.

**1.** An organic light emitting display device adapted to be driven during a horizontal period comprising first, second, third, fourth, and fifth periods (t1, t2, t3, t4, t5), the organic light emitting device comprising:

a scan driver (110) for driving a plurality of scan lines (S11, S12, S13, S1n, S21, S22, S23, S2n) and emission control lines (E1, E2, E3, En) grouped by horizontal lines of the organic light emitting display device; a data driver (120) for sequentially providing j data signals to each of a plurality of output lines (O1, O2, Oi) of

11

10

5

15

30

25

35

40

45

50

the data driver (120) in each horizontal period;

at least one demultiplexer (170) for transmitting the j data signals to j first data lines (D11, D12, D13, D14, D15, D16, D1m-2, D1m-1, D1 m), the demultiplexer being coupled to the output lines (O1, O2, Oi);

a plurality of pixels (140) at crossing regions of the scan lines (S11, S12, S13, S1n, S21, S22, S23, S2n) and second data lines (D21, D22, D23, D24, D25, D26, D2m-2, D2m-1, D2m) extending in a direction crossing the scan lines (S11, S12, S13, S1n, S21, S22, S23, S2n);

at least one common circuit unit (160) for controlling voltages of the second data lines (D21, D22, D23, D24, D25, D26, D2m-2, D2m-1, D2m) coupled to the pixels (140) by using a reference voltage (Vref), an initial voltage (Vint) and the data signals, the common circuit unit (160) being coupled between one of the first data lines (D11, D12, D13, D14, D15, D16, D1m-2, D1m-1, D1m) and a corresponding one of the second data lines (D21, D22, D23, D24, D25, D26, D2m-2, D2m-1, D2m); and

a switch control unit (180) for controlling the at least one demultiplexer (170) and the at least one common circuit unit (160), and

#### characterized in that

5

10

15

20

25

30

35

40

each of the common circuit units (160) comprises:

a first capacitor (C1) coupled between one first data line (D1m) of the first data lines (D11, D12, D13, D14, D15, D16, D1m-2, D1m-1, D1m) and one second data line (D2m) of the second data lines (D21, D22, D23, D24, D25, D26, D2m-2, D2m-1, D2m);

a first common transistor (CM1) coupled between said one (D1m) of the first data lines (D11, D12, D13, D14, D15, D16, D1m-2, D1m-1, D1m) and a voltage source providing the reference voltage (Vref) and configured to be turned on in response to a first control signal (CS1) from the switch control unit (180); and a second common transistor (CM2) coupled between said one (D2m) of the second data lines (D21, D22, D23, D24, D25, D26, D2m-2, D2m-1, D2m) and a voltage source providing the initial voltage (Vint) and configured to be turned on in response to a second control signal (CS2) from the switch control unit (180).

- 2. The organic light emitting display device of claim 1, wherein each demultiplexer (170) comprises j transistors (M10, M11, M12) coupled between one of the output lines (Oi) and the j first data lines (D1m-2, D1m-1, D1 m), and the j transistors (M10, M11, M12) being configured to be sequentially turned on in response to j control signals (CS3, CS4, CS5) provided from the switch control unit (180).
- 3. The organic light emitting display device of claim 2, wherein the switch control unit (180) is configured to sequentially provide the j control signals (CS3, CS4, CS5) during the fifth period (t5) of the horizontal period, and/or to concurrently provide the first control signal (CS1) and the second control signal (CS2) in each horizontal period, the second control signal (CS2) being longer than the first control signal (CS1).
- **4.** The organic light emitting display device of claim 3, wherein the switch control unit (180) is configured to provide the second control signal (CS2) during the first period (t1) of the horizontal period and to provide the first control signal (CS1) during the first to fourth periods (t1, t2, t3, t4) of the horizontal period, and/or wherein the switch control unit (180) is configured to provide j control signals (CS3, CS4, CS5) for controlling the at least one demultiplexer (170), the j control signals (CS3, CS4, CS5) being not overlapped with the first control
- 5. The organic light emitting display device of one of the preceding claims, wherein each of the horizontal lines comprises a first scan line (S11, S12, S13, S1n) of the scan lines (S11, S12, S13, S1n, S21, S22, S23, S2n), a second scan line (S21, S22, S23, S2n) of the scan lines (S11, S12, S13, S1n, S21, S22, S23, S2n), and one of the emission control lines (E1, E2, E3, En).

signal (CS1) and the second control signal (CS2) in each horizontal period.

- 6. The organic light emitting display device of claim 5, wherein the scan driver (110) is configured to sequentially provide first scan signals to the first scan lines (S11, S12, S13, S1n), sequentially provide second scan signals to the second scan lines (S21, S22, S23, S2n), and sequentially provide emission control signals to the emission control lines (E1, E2, E3, En).
- 7. The organic light emitting display device of one of claims 5 and 6, wherein each of the pixels (140) comprises:

an organic light emitting diode (OLED) having a cathode electrode coupled to a second power supply (ELVSS); a second transistor (M2) having a first electrode coupled to a first power supply (ELVDD) for controlling an

amount of current supplied to the organic light emitting diode (OLED);

a first transistor (M1) coupled between a gate electrode of the second transistor (M2) and one second data line (D2m) of the second data lines (D21, D22, D23, D24, D25, D26, D2m-2, D2m-1, D2m) and configured to be turned on when the second scan signals are provided to one second scan line (S2n) of the second scan lines (S21, S22, S23, S2n) coupled to the gate electrode of the first transistor (M1);

a third transistor (M3) coupled between the gate electrode of the second transistor (M2) and a second electrode of the second transistor (M2) and configured to be turned on when first scan signals are provided to one first scan line (S1n) of the first scan lines (S11, S12, S13, S1n) coupled to the gate electrode of the third transistor (M3); and

a fourth transistor (M4) coupled between the second transistor (M2) and an anode electrode of the organic light emitting diode (OLED) and configured to be turned off when the emission control signals are provided to one emission control line (En) of the emission control lines (E1, E2, E3, En) coupled to the gate electrode of the fourth transistor (M4).

- **8.** The organic light emitting display device of one of claims 6 and 7, wherein the scan driver (110) is configured to provide the second scan signals during the second to fifth periods (t2, t3, t4, t5) of the horizontal period and provide the first scan signals during the third period (t3) of the horizontal period.
  - **9.** The organic light emitting display device of one of claims 6 through 8, wherein the scan driver (110) is configured to provide emission control signals overlapping with at least two of the second scan signals.
  - **10.** The organic light emitting display device of one of the preceding claims, wherein the data driver (120) is configured to sequentially provide the j data signals during the fifth period (t5) of the horizontal period.
- 25 11. A driving method of an organic light emitting display device that comprises a plurality of pixels (140) arranged in a matrix and a plurality of common circuit units (160), each common circuit unit (160) comprising a first capacitor (C1) coupled between a first data line (D1m) for receiving a data signal and a second data line (D2m) coupled to the pixels (140) arranged along a column, each pixel (140) comprising a driving transistor (M2) for controlling an amount of current flowing to a second power supply (ELVSS) from a first power supply (ELVDD) through an organic light emitting diode (OLED), the method comprising:

supplying a reference voltage (Vref) to the first data line (D1m) and supplying an initial voltage (Vint) to the second data line (V2m);

electrically coupling the second data line (D2m) to a gate electrode of the driving transistor (M2) while supplying the reference voltage (Vref) to the first data line (D1m);

increasing the voltage of the second data line (D2m) to a voltage obtained by subtracting an absolute value of a threshold voltage of the driving transistor (M2) from a voltage of the first power supply (ELVDD) by electrically coupling the driving transistor (M2) in a diode-connected configuration while supplying the reference voltage (Vref) to the first data line (D1 m); and

varying a voltage of the gate electrode of the driving transistor (M2) by providing data signals to the first data line (D1m).

- **12.** The driving method of an organic light emitting display device of claim 11, wherein the reference voltage (Vref) is lower than a voltage of a black data signal for expressing a black gray-level, and/or
- wherein the initial voltage (Vint) is lower than the voltage obtained by subtracting the absolute value of the threshold voltage of the driving transistor (M2) from the voltage of the first power supply (ELVDD).
  - **13.** The driving method of an organic light emitting display device of one of claims 11 and 12, wherein the driving transistor (M2) is in a diode-connected configuration during said varying the voltage of the gate electrode of the driving transistor (M2).

55

50

5


10


15


20


35


40































## **EUROPEAN SEARCH REPORT**

Application Number EP 10 16 9619

	DOCUMENTS CONSID	ERED TO BE RELEVANT			
Category	Citation of document with in of relevant pass	ndication, where appropriate, ages	Relevant to claim	CLASSIFICATION OF THE APPLICATION (IPC)	
Х	EP 2 093 748 A1 (SH 26 August 2009 (200 * paragraphs [0046] *		1-15	INV. G09G3/32	
А	21 February 2007 (2	, [0009], [0038] -	1-15		
				TECHNICAL FIELDS	
				SEARCHED (IPC)	
	The present search report has	been drawn up for all claims	1		
	Place of search	Date of completion of the search	<u> </u>	Examiner	
Munich		22 October 2010	Den	min, Stefan	
X : parti Y : parti docu	ATEGORY OF CITED DOCUMENTS cularly relevant if taken alone cularly relevant if combined with anot ment of the same category nological background written disclosure	T : theory or principle E : earlier patent doc after the filing dat D : document cited fo L : document cited fo	underlying the is sument, but publice e n the application or other reasons	nvention	

## ANNEX TO THE EUROPEAN SEARCH REPORT ON EUROPEAN PATENT APPLICATION NO.

EP 10 16 9619

This annex lists the patent family members relating to the patent documents cited in the above-mentioned European search report. The members are as contained in the European Patent Office EDP file on The European Patent Office is in no way liable for these particulars which are merely given for the purpose of information.

22-10-2010

Patent document cited in search report		Publication date		Patent family member(s)		Publication date
EP 2093748	A1	26-08-2009	CN WO US	101578648 2008108024 2010045646	A1	11-11-200 12-09-200 25-02-201
EP 1755104	A2	21-02-2007	CN JP US	1917015 2007052422 2007040770	Α	21-02-200 01-03-200 22-02-200

 $\stackrel{\circ}{\mathbb{L}}$  For more details about this annex : see Official Journal of the European Patent Office, No. 12/82

### REFERENCES CITED IN THE DESCRIPTION

This list of references cited by the applicant is for the reader's convenience only. It does not form part of the European patent document. Even though great care has been taken in compiling the references, errors or omissions cannot be excluded and the EPO disclaims all liability in this regard.

## Patent documents cited in the description


• KR 1020090082451 [0001]



专利名称(译)	有机发光显示装置及其驱动方法					
公开(公告)号	EP2299430A1	公开(公告)日	2011-03-23			
申请号	EP2010169619	申请日	2010-07-15			
[标]申请(专利权)人(译)	三星显示有限公司					
申请(专利权)人(译)	三星移动显示器有限公司.					
当前申请(专利权)人(译)	三星DISPLAY CO., LTD.					
[标]发明人	JEONG JIN TAE					
发明人	JEONG, JIN-TAE					
IPC分类号	G09G3/32					
CPC分类号	G09G3/3233 G09G3/3291 G09G2300/0819 G09G2300/0842 G09G2300/0861 G09G2310/0262 G09G2310/0297 G09G2320/0223 G09G2320/043					
优先权	1020090082451 2009-09-02 KR					
其他公开文献	EP2299430B1					
外部链接	Espacenet					

## 摘要(译)

一种有机发光显示装置,包括:扫描驱动器(110),用于驱动扫描线(S11,…,S1n,S21,…,S2n)和发射控制线(E1,…,En);数据驱动器(120),用于在每个水平周期中向多个输出线(O1,…,Oi)中的每一个顺序提供j个数据信号;至少一个多路分解器(170),用于将j个数据信号发送到第一数据线(D11,…,D1m),所述至少一个多路分配器耦合到输出线(O1,…,Oi);在扫描线(S11,…,S1n,S21,…,S2n)的交叉区域处的多个像素(140)和在与扫描线交叉的方向上延伸的第二数据线(D21,…,D2m)扫描线(S11,…,S1n,S21,…,S2n);和至少一个共同的电路单元(160),用于通过使用参考电压(Vref)和初始电压(Vint)以及数据信号来控制耦合到像素(140)的第二数据线(D21,…,D2m)的电压,至少一个公共电路单元(160)耦合在第一数据线(D11,…,D1m)和第二数据线(D21,…,D2m)之间。公共电路(160)包括将第一数据线(D1m)耦合到第二日期线(D2m)的电容器(C1)。在阈值电压检测时段中,



像素的驱动TFT(M2)是二极管连接(M3),并且公共电路电容器(C1)存储与驱动TFT(M2)的阈值电压对应的电压以执行后 续写入中的阈值电压补偿期。