



(12)

EUROPEAN PATENT APPLICATION

(43) Date of publication:
23.12.2009 Bulletin 2009/52

(51) Int Cl.:
G09G 3/32 (2006.01)

(21) Application number: 09162890.9

(22) Date of filing: 17.06.2009

(84) Designated Contracting States:
**AT BE BG CH CY CZ DE DK EE ES FI FR GB GR
HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL
PT RO SE SI SK TR**

(30) Priority: 17.06.2008 KR 20080056813

(71) Applicant: **Samsung Mobile Display Co., Ltd.**
Giheung-Gu
Yongin-City
Gyunggi-Do (KR)

(72) Inventor: **Kim, Yang-Wan
Gyunggi-Do (KR)**


(74) Representative: **Gulde Hengelhaupt Ziebig &
Schneider
Patentanwälte - Rechtsanwälte
Wallstraße 58/59
10179 Berlin (DE)**

(54) Pixel and organic light emitting display device using the same with compensation of the degradation of the organic light emitting element

(57) A pixel capable of compensating for the threshold voltage of a driving transistor, the voltage drop of a first power source and degradation of an organic light emitting diode is provided. The pixel includes an organic light emitting diode; a second transistor (e.g., a driving transistor) coupled between the first power source and the organic light emitting diode to control the current supplied to the organic light emitting diode; a third transistor coupled between a first electrode of the second transistor and the first power source; a first transistor coupled be-

tween a gate electrode of the second transistor and a data line; a first capacitor coupled between the gate electrode and the first electrode of the second transistor; a second capacitor coupled between the first electrode of the second transistor and the first power source; and a compensation circuit coupled between the organic light emitting diode and the gate electrode of the second transistor for adjusting a voltage of the gate electrode of the second transistor in accordance with degradation of the organic light emitting diode.

FIG. 4
140



Description

BACKGROUND

1. Field of the Invention

[0001] The present invention relates to a pixel and an organic light emitting display device using the same.

2. Discussion of Related Art

[0002] In recent years, there have been many attempts to develop various flat panel display devices with reduced weight and volume, as compared to cathode ray tubes. Flat panel display devices include liquid crystal display devices, field emission display devices, plasma display devices, and organic light emitting display devices, among others.

[0003] Among flat panel display devices, the organic light emitting display device displays an image by using organic light emitting diodes, which generate light by recombining electrons and holes. The organic light emitting display device has an advantage in that it has a relatively rapid response time and may also be driven with relatively low power consumption.

[0004] FIG. 1 is a circuit diagram showing a pixel of a conventional organic light emitting display device.

[0005] Referring to FIG. 1, the pixel 4 of the conventional organic light emitting display device includes an organic light emitting diode (OLED), and a pixel circuit 2 coupled to a data line (Dm) and a scan line (Sn) to control the organic light emitting diode (OLED).

[0006] An anode electrode of the organic light emitting diode (OLED) is coupled to the pixel circuit 2, and a cathode electrode of the organic light emitting diode (OLED) is coupled to a second power source (ELVSS). The organic light emitting diode (OLED) generates light with a luminance corresponding to an electric current supplied from the pixel circuit 2.

[0007] The pixel circuit 2 controls an amount of current supplied to the organic light emitting diode (OLED) in accordance with a data signal supplied to the data line (Dm) when a scan signal is supplied to the scan line (Sn). For this purpose, the pixel circuit 2 includes a second transistor (M2') coupled between a first power source (ELVDD) and the organic light emitting diode (OLED); a first transistor (M1') coupled between a gate electrode of the second transistor (M2') and the data line (Dm), with a gate electrode of the first transistor coupled to the scan line (Sn); and a storage capacitor (Cst) coupled between the gate electrode and a first electrode of the second transistor (M2').

[0008] The gate electrode of the first transistor (M1') is coupled to the scan line (Sn), and a first electrode of the first transistor (M1') is coupled to the data line (Dm). A second electrode of the first transistor (M1') is coupled to one terminal of the storage capacitor (Cst). Here, the first electrode of the first transistor (M1') is either a source

electrode or a drain electrode, and the second electrode of the first transistor (M1') is the other of the source electrode and the drain electrode. For example, when the first electrode is a source electrode, the second electrode is a drain electrode. The first transistor (M1') is turned on when a low scan signal is supplied from the scan line (Sn), and supplies a data signal from the data line (Dm) to the storage capacitor (Cst). In this case, the storage capacitor (Cst) is charged with a voltage corresponding to the data signal.

[0009] The gate electrode of the second transistor (M2') is coupled to one terminal of the storage capacitor (Cst), and the first electrode of the second transistor (M2') is coupled to the other terminal of the storage capacitor (Cst) and the first power source (ELVDD). A second electrode of the second transistor (M2') is coupled to the anode electrode of the organic light emitting diode (OLED). The second transistor (M2') controls the amount of current in accordance with a voltage value stored in the storage capacitor (Cst), the current flowing from the first power source (ELVDD) to the second power source (ELVSS) via the organic light emitting diode (OLED). In this case, the organic light emitting diode (OLED) generates light corresponding to the amount of current supplied from the second transistor (M2').

[0010] However, the pixel 4 of the conventional organic light emitting display device has problems with displaying an image with uniform luminance. More particularly, a threshold voltage of the second transistor (M2') (e.g., driving transistor) in each of the pixels 4 is different due to manufacturing process variances. When the threshold voltages of drive transistors are set to different threshold voltage levels as described above, inaccurate luminance is generated in pixels of the organic light emitting diode (OLED) due to the different threshold voltages of the drive transistors, even though data signals corresponding to a same gray level are supplied to the pixels.

[0011] Also, the conventional organic light emitting display device has problems in that the voltage from the first power source (ELVDD) may vary from pixel to pixel due to a voltage drop of the voltage from the first power source (ELVDD), depending on the position of each pixel in the display unit. When the voltage from the first power source (ELVDD) varies according to the position of the pixels as described above, it is very difficult to display an image with uniform luminance.

[0012] Furthermore, the conventional organic light emitting display device has problems displaying images with desired luminance due to the changes in efficiency from degradation of the organic light emitting diode (OLED). That is to say, organic light emitting diodes (OLED) degrade with time, which makes it more difficult to display an image with desired luminance. In fact, the organic light emitting diode (OLED) device generates images with progressively lower luminance as the organic light emitting diodes (OLED) degrade.

SUMMARY OF THE INVENTION

[0013] Accordingly, an aspect of exemplary embodiments according to the present invention is to provide a pixel capable of compensating for the threshold voltage of the drive transistor, the voltage drop of the first power source and the degradation of the organic light emitting diode, and an organic light emitting display device using the same.

[0014] One aspect of an embodiment of the present invention provides a pixel including an organic light emitting diode; a second transistor coupled between a first power source and the organic light emitting diode for controlling an amount of current supplied from the first power source to the organic light emitting diode; a third transistor coupled between a first electrode of the second transistor and the first power source, the third transistor configured to turn off when a light emission control signal is applied to a light emission control line coupled to a gate electrode of the third transistor; a first transistor coupled between a gate electrode of the second transistor and a data line, the first transistor configured to turn on when a scan signal is applied to a scan line coupled to a gate electrode of the first transistor; a first capacitor coupled between the gate electrode and the first electrode of the second transistor; a second capacitor coupled between the first electrode of the second transistor and the first power source; and a compensation circuit coupled between the organic light emitting diode and the gate electrode of the second transistor, the compensation circuit for adjusting a voltage at the gate electrode of the second transistor in accordance with the degradation of the organic light emitting diode.

[0015] In this case, a capacitance of the second capacitor may be greater than a capacitance of the first capacitor. Also, the capacitance of the second capacitor may be 2 to 10 times the capacitance of the first capacitor. In addition, the compensation circuit may include a third capacitor having a first terminal coupled to the gate electrode of the second transistor; a fourth transistor coupled between a second terminal of the third capacitor and an anode electrode of the organic light emitting diode, the fourth transistor configured to turn on when the scan signal is applied to the scan line coupled to a gate electrode of the fourth transistor; and a fifth transistor coupled between the second terminal of the third capacitor and a reference power source, the fifth transistor configured to turn off when the light emission control signal is applied to the light emission control line coupled to a gate electrode of the fifth transistor.

[0016] Another aspect of an embodiment of the present invention provides an organic light emitting display device including a scan driver for applying scan signals to a plurality of scan lines and applying light emission control signals to a plurality of light emission control lines; a data driver for supplying a reset power voltage and applying data signals to a plurality of data lines; and a plurality of pixels arranged at crossing regions of the plu-

rality of data lines and the plurality of scan lines, wherein each of the plurality of pixels includes an organic light emitting diode; a second transistor coupled between a first power source and the organic light emitting diode, the second transistor for controlling an amount of current supplied from the first power source to the organic light emitting diode; a third transistor coupled between a first electrode of the second transistor and the first power source, the third transistor configured to turn off when a light emission control signal is applied to a corresponding light emission control line coupled to a gate electrode of the third transistor; a first transistor coupled between a gate electrode of the second transistor and a corresponding data line, the first transistor configured to turn on when a scan signal is applied to a corresponding scan line coupled to a gate electrode of the first transistor; a first capacitor coupled between the gate electrode and the first electrode of the second transistor; a second capacitor coupled between the first electrode of the second transistor and the first power source; and a compensation circuit coupled between the organic light emitting diode and the gate electrode of the second transistor, the compensation circuit for adjusting a voltage at the gate electrode of the second transistor in accordance with degradation of the organic light emitting diode.

[0017] In this case, the scan driver may be configured to apply a light emission control signal to an i^{th} light emission control line during a second portion and a third portion of a period in which a scan signal is being applied to a corresponding i^{th} scan line. Also, the scan driver may be configured to stop the application of the light emission control signal to the i^{th} light emission control line after the application of the scan signal to the corresponding i^{th} scan line is stopped. Furthermore, the data driver may be configured to supply the reset power voltage to the plurality of data lines during a first portion and the second portion of the period, and may be configured to apply data signals to the plurality of data lines during the third portion of the period.

[0018] Yet another aspect of an embodiment of the present invention provides a method of driving an organic light emitting display device, the method comprising the steps of: applying a light emission control signal to an i^{th} light emission control line during a second portion and a third portion of a period in which a scan signal is being applied to a corresponding i^{th} scan line; stopping the application of the light emission control signal to the i^{th} light emission control line after the application of the scan signal to the corresponding i^{th} scan line is stopped; supplying the reset power voltage to the plurality of data lines during a first portion and the second portion of the period; and applying data signals to the plurality of data lines during the third portion of the period.

[0019] As described above, a pixel according to embodiments of the present invention, and an organic light emitting display device using the same, may be useful to display an image with uniform luminance by compensating for the threshold voltage of the drive transistor, the

voltage drop of the first power source, and degradation of the organic light emitting diode included in each of the pixels.

BRIEF DESCRIPTION OF THE DRAWINGS

[0020] The accompanying drawings, together with the specification, illustrate exemplary embodiments of the present invention, and, together with the description, serve to explain the principles of the present invention.

FIG. 1 is a circuit diagram illustrating a conventional pixel.

FIG. 2 is a schematic block diagram illustrating an organic light emitting display device according to one exemplary embodiment of the present invention.

FIG. 3 is a waveform diagram illustrating a driving waveform supplied from a scan driver and a data driver as shown in FIG. 2.

FIG. 4 is a circuit diagram illustrating a pixel according to one exemplary embodiment of the present invention as shown in FIG. 2.

FIG. 5 is a waveform diagram illustrating a driving waveform of the pixel as shown in FIG. 4.

DETAILED DESCRIPTION OF EXEMPLARY EMBODIMENTS

[0021] Hereinafter, certain exemplary embodiments according to the present invention will be described with reference to the accompanying drawings. Here, when a first element is described as being coupled to a second element, the first element may be directly coupled to the second element, or may be indirectly coupled to the second element via one or more additional elements. Further, some of the elements that are not essential to the complete understanding of the invention are omitted for clarity. Also, like reference numerals refer to like elements throughout.

[0022] FIG. 2 is a schematic block diagram illustrating an organic light emitting display device according to one exemplary embodiment of the present invention.

[0023] Referring to FIG. 2, the organic light emitting display device according to one exemplary embodiment of the present invention includes a display unit 130 including pixels 140 arranged at crossing regions of scan lines (S1 to Sn) and data lines (D1 to Dm); a scan driver 110 for driving the scan lines (S1 to Sn) and light emission control lines (E1 to En); a data driver 120 for driving the data lines (D1 to Dm); and a timing controller 150 for controlling the scan driver 110 and the data driver 120.

[0024] The scan driver 110 receives a scan drive control signal (SCS) from the timing controller 150, and sequentially applies scan signals to the scan lines (S1 to Sn), as shown in FIG. 3. Also, the scan driver 110 sequentially applies a light emission control signal to the light emission control lines (E1 to En). Here, a light emission control signal is applied to an i^{th} light emission control

line (Ei) after a scan signal is applied to a corresponding i^{th} scan line (Si), and suspended after application of the scan signal to the i^{th} scan line (Si) is suspended. In this embodiment, the scan signal has a LOW level voltage when it is applied, and the light emission control signal has a HIGH level voltage when it is applied. In other embodiments, the scan signal and the emission control signal may be at either high or low levels when they are applied, depending on the particular embodiment, without being limited to any particular embodiment.

[0025] The data driver 120 receives a data drive control signal (DCS) and data (Data) from the timing controller 150, generates a data signal (DS), and applies the generated data signal (DS) to the data lines (D1 to Dm). Here, the data driver 120 applies a reset power source (Vint) (e.g., the reset power source (Vint) described with respect to FIG. 3) to the data lines (D1 to Dm) during a portion of a period when a low scan signal is overlapped with a high light emission control signal from the time when the application of the high scan signal is started. Further, the data driver 120 applies a data signal (DS) to the data lines (D1 to Dm) during a remaining portion of the period when the low scan signal is overlapped with the high light emission control signal. A voltage of the reset power source (Vint) is set to a higher voltage level than that of the data signal (DS), and set to a lower voltage level than that of the first power source (ELVDD).

[0026] The timing controller 150 generates a data drive control signal (DCS) and a scan drive control signal (SCS) in accordance with externally supplied synchronization signals. The data drive control signal (DCS) generated in the timing controller 150 is supplied to the data driver 120, and the scan drive control signal (SCS) is supplied to the scan driver 110. The timing controller 150 may also supply externally supplied data (Data) to the data driver 120.

[0027] The display unit 130 receives a first power source (ELVDD) and a second power source (ELVSS) from the outside, supplying the received first power source (ELVDD) and second power source (ELVSS) to each of the pixels 140. Each of the pixels 140 receiving the first power source (ELVDD) and the second power source (ELVSS) generates light corresponding to the data signal (DS).

[0028] FIG. 4 is a diagram showing a pixel according to one exemplary embodiment of the present invention as shown in FIG. 2. For convenience, FIG. 4 shows a pixel coupled to an n^{th} scan line (Sn) and an m^{th} data line (Dm).

[0029] Referring to FIG. 4, the pixel 140 according to one exemplary embodiment of the present invention includes an organic light emitting diode (OLED); a pixel circuit 142 coupled to the data line (Dm) and the scan line (Sn) to control the amount of current supplied to the organic light emitting diode (OLED); and a compensation circuit 144 that compensates for the degradation of the organic light emitting diode (OLED).

[0030] An anode electrode of the organic light emitting

diode (OLED) is coupled to the pixel circuit 142, and a cathode electrode of the organic light emitting diode (OLED) is coupled to a second power source (ELVSS). The organic light emitting diode (OLED) generates light with a luminance corresponding to the amount of current supplied from the pixel circuit 142. Here, the voltage of the second power source (ELVSS) is set to a lower voltage level than that of the first power source (ELVDD).

[0031] The pixel circuit 142 controls the amount of current supplied to the organic light emitting diode (OLED) in accordance with the data signal applied to the data line (Dm) when a scan signal is applied to the scan line (Sn). For this purpose, the pixel circuit 142 includes first to third transistors (M1 to M3), a first capacitor (C1) and a second capacitor (C2).

[0032] A first electrode of a first transistor (M1) is coupled to the data line (Dm), and a second electrode of the first transistor (M1) is coupled to a first node (N1) (namely, a gate electrode of a second transistor (M2)). A gate electrode of the first transistor (M1) is coupled to the scan line (Sn). The first transistor (M1) is turned on when a low scan signal is applied to the scan line (Sn), and applies a reset power source or a data signal from the data line (Dm) to the first node (N1).

[0033] A first electrode of the second transistor (M2) is coupled to a second node (N2) (namely, a second electrode of a third transistor (M3)), and a second electrode of the second transistor (M2) is coupled to an anode electrode of the organic light emitting diode (OLED). A gate electrode of the second transistor (M2) is coupled to the first node (N1). The second transistor (M2) applies an electric current to the organic light emitting diode (OLED), the electric current corresponding to the voltage applied to the first node (N1).

[0034] A first electrode of the third transistor (M3) is coupled to the first power source (ELVDD), and a second electrode of the third transistor (M3) is coupled to the second node (N2). A gate electrode of the third transistor (M3) is coupled to the light emission control line (En). The third transistor (M3) is turned off when a high emission light control signal is applied to the light emission control line (En), and turned on when a low light emission control signal is applied to the light emission control line (En).

[0035] The first capacitor (C1) is coupled between the first node (N1) and the second node (N2). The first capacitor (C1) stores a voltage corresponding to the data signal and the threshold voltage of the second transistor (M2).

[0036] The second capacitor (C2) is arranged between the first power source (ELVDD) and the second node (N2). The second capacitor (C2) stably maintains a voltage of the second node (N2). For this purpose, the second capacitor (C2) has a greater capacitance than the first capacitor (C1). For example, the second capacitor (C2) may have a capacitance 2 to 10 times the capacitance of the first capacitor (C1), or more.

[0037] The compensation circuit 144 controls a voltage

of the first node (N1) to compensate for degradation of the organic light emitting diode (OLED). For this purpose, the compensation circuit 144 includes a fourth transistor (M4), a fifth transistor (M5), and a third capacitor (C3).

[0038] A second electrode of the fourth transistor (M4) is coupled to an anode electrode of the organic light emitting diode (OLED), and a first electrode of the fourth transistor (M4) is coupled to the third node (N3). A gate electrode of the fourth transistor (M4) is coupled to the scan line (Sn). The fourth transistor (M4) is turned on when a low scan signal is applied to the scan line (Sn), and applies a voltage, applied to the organic light emitting diode (OLED), to the third node (N3).

[0039] A first electrode of the fifth transistor (M5) is coupled to a reference power source (Vsus), and a second electrode of the fifth transistor (M5) is coupled to the third node (N3). A gate electrode of the fifth transistor (M5) is coupled to the light emission control line (En). The fifth transistor (M5) is turned off when a high light emission control signal is applied to the light emission control line (En), and turned on when a low light emission control signal is applied to the light emission control line (En).

[0040] A first terminal of the third capacitor (C3) is coupled to the first node (N1), and a second terminal of the third capacitor (C3) is coupled to the third node (N3). The third capacitor (C3) adjusts the voltage of the first node (N1) in accordance with voltage changes at the third node (N3).

[0041] FIG. 5 is a waveform diagram illustrating a driving waveform of the pixel shown in FIG. 4.

[0042] An operation of the pixel 140 will be described in detail in connection with FIGS. 4 and 5. First, when a low scan signal is applied to the scan line (Sn), the first transistor (M1) and the fourth transistor (M4) are turned on. A reset power source (Vint) is supplied to the data line (Dm) during a first portion (T1) of the period when the scan signal is supplied to the scan line (Sn).

[0043] When the first transistor (M1) is turned on, the reset power source (Vint) supplied to the data line (Dm) is supplied to the first node (N1) via the first transistor (M1). The second node (N2) maintains a voltage of the first power source (ELVDD) since the third transistor (M3) is turned on during the first portion (T1). Here, the second transistor (M2) is turned on since a voltage of the reset power source (Vint) has a lower voltage than the first power source (ELVDD).

[0044] When the fourth transistor (M4) is turned on, the voltage applied to the organic light emitting diode (OLED) is applied to the third node (N3).

[0045] A high light emission control signal is applied to the light emission control line (En) during a second portion (T2) of the period when the low scan signal is applied to the scan line (Sn). When the high light emission control signal is applied to the light emission control line (En), the third transistor (M3) and the fifth transistor (M5) are turned off.

[0046] When the third transistor (M3) is turned off, the

second transistor (M2) is consequently turned off. When the second transistor (M2) is turned off, a voltage corresponding to the threshold voltage of the second transistor (M2) (e.g., a voltage difference between the second node (N2) and the first node (N1)) is charged in the first capacitor (C1) during the second portion (T2).

[0047] When the fifth transistor (M5) is turned off, the third node (N3) and the reference power source (Vsus) are electrically isolated from each other. In this case, the third node (N3) stably receives a voltage applied to the organic light emitting diode (OLED).

[0048] A data signal (DS) is applied to the data line (Dm) during a third portion (T3) of the period in which the scan signal is supplied to the scan line (Sn). During the third portion (T3), the data signal (DS) applied to the data line (Dm) is applied to the first node (N1) via the first transistor (M1). When the data signal (DS) is applied to the first node (N1), a voltage of the first node (N1) drops from the reset power source (Vint) to a voltage of the data signal (DS). In this case, the second node (N2) maintains its voltage from the second portion (T2). More particularly, the capacitance of the second capacitor (C2) is greater than the capacitance of the first capacitor (C1). Therefore, the second node (N2) maintains its voltage from the second portion (T2) even if the voltage of the first node (N1) is changed. Thus, a voltage corresponding to the threshold voltage of the second transistor (M2) and the data signal (DS) is charged in the first capacitor (C1).

[0049] Meanwhile, the threshold voltage of the organic light emitting diode (OLED) is applied to the third node (N3) during the third portion (T3). The threshold voltage of the organic light emitting diode (OLED) increases as the organic light emitting diode (OLED) degrades.

[0050] Then, the first transistor (M1) and the fourth transistor (M4) are turned off when the application of the low scan signal is stopped. When the first transistor (M1) is turned off, the first node (N1) is floated. When the fourth transistor (M4) is turned off, the organic light emitting diode (OLED) and the third node (N3) are electrically isolated from each other.

[0051] After the application of the low scan signal is stopped, the application of the high light emission control signal is also stopped. When the application of the high light emission control signal is stopped, the third transistor (M3) and the fifth transistor (M5) are turned on. When the third transistor (M3) is turned on, a voltage of the first power source (ELVDD) is supplied to the second node (N2). In this case, the voltage of the floated first node (N1) is also increased to correspond to the increase in voltage of the second node (N2). That is to say, the voltage charged in the first capacitor (C1) is maintained at the voltage of the previous portion even when the third transistor (M3) is turned on.

[0052] Also, since the first node (N1) is floated when the voltage of the first power source (ELVDD) is supplied to the second node (N2), the pixel circuit 142 compensates for the voltage drop of the voltage from the first power source (ELVDD) corresponding to the position of

the pixel 140. That is to say, the voltage of the first node (N1) is increased in accordance with the increase in voltage of the second node (N2), to display an image with desired luminance regardless of the voltage drop of the voltage from the first power source (ELVDD).

[0053] When the fifth transistor (M5) is turned on, a voltage of the third node (N3) increases from the threshold voltage of the organic light emitting diode (OLED) to the reference power source (Vsus). For this purpose, a voltage of the reference power source (Vsus) is set to a higher voltage level than the threshold voltage of the organic light emitting diode (OLED). The voltage of the floated first node (N1) is also increased in accordance with increases of the voltage at the third node (N3). Then, the second transistor (M2) generates light with a luminance by supplying an electric current to the organic light emitting diode (OLED), the electric current corresponding to the voltage applied to the first node (N1).

[0054] Meanwhile, the organic light emitting diode (OLED) degrades with time. Here, the threshold voltage of the organic light emitting diode (OLED) increases as the organic light emitting diode (OLED) degrades. That is to say, when an electric current is supplied from the second transistor (M2), the voltage applied to the organic light emitting diode (OLED) increases as the organic light emitting diode (OLED) degrades.

[0055] The voltage of the organic light emitting diode (OLED) applied to the third node (N3) thus increases as the organic light emitting diode (OLED) degrades. Therefore, a voltage charged in the third capacitor (C3) becomes lower as the organic light emitting diode (OLED) degrades.

[0056] When the voltage charged in the third capacitor (C3) becomes lower, the increase in voltage of the first node (N1) also decreases. In this case, an amount of current supplied from the second transistor (M2) to the organic light emitting diode (OLED) is increased for a same data signal. That is to say, the amount of current supplied from the second transistor (M2) to the organic light emitting diode (OLED) increases as the organic light emitting diode (OLED) degrades according to an embodiment of the present invention. Therefore, the compensation circuit 144 compensates for a luminance drop caused by degradation of the organic light emitting diode (OLED).

Claims

50 1. A pixel (140), comprising:

an organic light emitting diode (OLED);
a second transistor (M2) coupled between a first power source (ELVDD) and the organic light emitting diode (OLED) for controlling an amount of current supplied from the first power source (ELVDD) to the organic light emitting diode (OLED);

a third transistor (M3) coupled between a first electrode of the second transistor (M2) and the first power source (ELVDD), the third transistor (M3) configured to turn off when a light emission control signal is applied to a light emission control line (E1, ..., En) coupled to a gate electrode of the third transistor (M3);
 a first transistor (M1) coupled between a gate electrode of the second transistor (M2) and a data line (D1, ..., Dm), the first transistor (M1) configured to turn on when a scan signal is applied to a scan line (S1, ..., Sn) coupled to a gate electrode of the first transistor (M1);
 a first capacitor (C1) coupled between the gate electrode and the first electrode of the second transistor (M2);
 a second capacitor (C2) coupled between the first electrode of the second transistor (M2) and the first power source (ELVDD); and
 a compensation circuit (144) coupled between the organic light emitting diode (OLED) and the gate electrode of the second transistor (M2), the compensation circuit (144) for adjusting a voltage at the gate electrode of the second transistor (M2) in accordance with degradation of the organic light emitting diode (OLED).
 2. The pixel (140) according to claim 1, wherein a capacitance of the second capacitor (C2) is greater than a capacitance of the first capacitor (C1).
 3. The pixel (140) according to claim 2, wherein the capacitance of the second capacitor (C2) is 2 to 10 times the capacitance of the first capacitor (C1).
 4. The pixel (140) according to claim 1, wherein the compensation circuit (144) comprises:
 a third capacitor (C3) having a first terminal coupled to the gate electrode of the second transistor (M2);
 a fourth transistor (M4) coupled between a second terminal of the third capacitor (C3) and an anode electrode of the organic light emitting diode (OLED), the fourth transistor (M4) configured to turn on when the scan signal is applied to the scan line (S1, ..., Sn) coupled to a gate electrode of the fourth transistor (M4); and
 a fifth transistor (M5) coupled between the second terminal of the third capacitor (C3) and a reference power source (Vsus), the fifth transistor (M5) configured to turn off when the light emission control signal is applied to the light emission control line (E1, ..., En) coupled to a gate electrode of the fifth transistor (M5).
 5. The pixel (140) according to claim 4, wherein a voltage of the reference power source (Vsus) is higher than a threshold voltage of the organic light emitting diode (OLED).
 6. An organic light emitting display device, comprising:
 a scan driver (110) for applying scan signals to a plurality of scan lines (S1, ..., Sn) and applying light emission control signals to a plurality of light emission control lines (E1, ..., En);
 a data driver (120) for supplying a reset power voltage and applying data signals (DS) to a plurality of data lines (D1, ..., Dm); and
 a plurality of pixels (140) according to any one of claims 1 to 5 arranged at crossing regions of the plurality of data lines (D1, ..., Dm) and the plurality of scan lines (S1, ..., Sn).
 7. The organic light emitting display device according to claim 6, wherein the scan driver (110) is configured to apply a light emission control signal to an i^{th} light emission control line (Ei) during a second portion (T2) and a third portion (T3) of a period in which a scan signal is being applied to a corresponding i^{th} scan line (Si).
 8. The organic light emitting display device according to claim 7, wherein the scan driver (110) is configured to stop the application of the light emission control signal to the i^{th} light emission control line (Ei) after the application of the scan signal to the corresponding i^{th} scan line (Si) is stopped.
 9. The organic light emitting display device according to claim 7, wherein the data driver (120) is configured to supply the reset power voltage to the plurality of data lines (D1, ..., Dm) during a first portion (T1) and the second portion (T2) of the period, and configured to apply data signals (DS) to the plurality of data lines (D1, ..., Dm) during the third portion (T3) of the period.
 10. The organic light emitting display device according to claim 6, wherein the reset power voltage is higher than the data signal (DS).
 11. The organic light emitting display device according to claim 10, wherein the reset power voltage is lower than a voltage of the first power source (ELVDD).
 12. A method of driving an organic light emitting display device according to any one of claims 6 to 11, the method comprising the steps of:
 applying a light emission control signal to an i^{th} light emission control line (Ei) during a second portion (T2) and a third portion (T3) of a period in which a scan signal is being applied to a corresponding i^{th} scan line (Si);

stopping the application of the light emission control signal to the i^{th} light emission control line (E_i) after the application of the scan signal to the corresponding i^{th} scan line (S_i) is stopped;
supplying the reset power voltage to the plurality of data lines (D_1, \dots, D_m) during a first portion (T_1) and the second portion (T_2) of the period;
and
applying data signals (DS) to the plurality of data lines (D_1, \dots, D_m) during the third portion (T_3) of the period.

15

20

25

30

35

40

45

50

55

FIG. 1
(PRIOR ART)




FIG. 2




FIG. 3




FIG. 4

140





FIG. 5





EUROPEAN SEARCH REPORT

 Application Number
 EP 09 16 2890

DOCUMENTS CONSIDERED TO BE RELEVANT			CLASSIFICATION OF THE APPLICATION (IPC)
Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claim	
X	US 2006/097965 A1 (DEANE STEVEN C [GB] ET AL) 11 May 2006 (2006-05-11)	1,6	INV. G09G3/32
Y	* abstract *	4,5,10, 11	
	* paragraphs [0004] - [0009]; figures 1,2 *		
	* paragraphs [0011], [0017], [0020] *		
	* paragraphs [0086] - [0107]; figures 11,12 *		
	* paragraphs [0117] - [0131]; figures 16,17 *		

Y	EP 1 923 857 A (SAMSUNG SDI CO LTD [KR]) 21 May 2008 (2008-05-21)	4,5	
A	* abstract *	1	
	* paragraphs [0006] - [0010] *		
	* paragraphs [0028] - [0034]; figures 2-4 *		
	* paragraphs [0054] - [0058]; figures 11-13 *		
	* paragraphs [0065] - [0069]; figures 16,17 *		

Y	US 2004/252089 A1 (ONO SHINYA [JP] ET AL) 16 December 2004 (2004-12-16)	10,11	
A	* abstract *	6	
	* paragraphs [0114] - [0116]; figures 14-15b *		

A	US 2007/091029 A1 (UCHINO KATSUHIDE [JP] ET AL) 26 April 2007 (2007-04-26)	1-3,6	
	* abstract *		
	* paragraph [0051]; figures 8a,8b *		

The present search report has been drawn up for all claims			
1	Place of search	Date of completion of the search	Examiner
	Munich	11 August 2009	Corsi, Fabio
CATEGORY OF CITED DOCUMENTS		T : theory or principle underlying the invention E : earlier patent document, but published on, or after the filing date D : document cited in the application L : document cited for other reasons & : member of the same patent family, corresponding document	
X : particularly relevant if taken alone Y : particularly relevant if combined with another document of the same category A : technological background O : non-written disclosure P : intermediate document			

ANNEX TO THE EUROPEAN SEARCH REPORT
ON EUROPEAN PATENT APPLICATION NO.

EP 09 16 2890

This annex lists the patent family members relating to the patent documents cited in the above-mentioned European search report. The members are as contained in the European Patent Office EDP file on. The European Patent Office is in no way liable for these particulars which are merely given for the purpose of information.

11-08-2009

Patent document cited in search report		Publication date		Patent family member(s)		Publication date
US 2006097965	A1	11-05-2006		CN 1742308 A EP 1590786 A1 WO 2004066250 A1 JP 2006518473 T KR 20050101183 A		01-03-2006 02-11-2005 05-08-2004 10-08-2006 20-10-2005
EP 1923857	A	21-05-2008		JP 2008122906 A US 2008111804 A1		29-05-2008 15-05-2008
US 2004252089	A1	16-12-2004		CN 1551084 A JP 2004341359 A TW 239501 B		01-12-2004 02-12-2004 11-09-2005
US 2007091029	A1	26-04-2007		CN 1886773 A EP 1708162 A1 JP 4147410 B2 JP 2005164893 A WO 2005055184 A1 KR 20070000406 A TW 280543 B		27-12-2006 04-10-2006 10-09-2008 23-06-2005 16-06-2005 02-01-2007 01-05-2007

专利名称(译)	使用其的像素和有机发光显示装置具有补偿有机发光元件的劣化的功能		
公开(公告)号	EP2136352A1	公开(公告)日	2009-12-23
申请号	EP2009162890	申请日	2009-06-17
[标]申请(专利权)人(译)	三星显示有限公司		
申请(专利权)人(译)	三星移动显示器有限公司.		
当前申请(专利权)人(译)	三星DISPLAY CO. , LTD.		
[标]发明人	KIM YANG WAN		
发明人	KIM, YANG-WAN		
IPC分类号	G09G3/32		
CPC分类号	G09G3/3233 G09G2300/0819 G09G2300/0852 G09G2300/0861 G09G2320/043 G09G2320/045		
优先权	1020080056813 2008-06-17 KR		
其他公开文献	EP2136352B1		
外部链接	Espacenet		

摘要(译)

提供了一种能够补偿驱动晶体管的阈值电压，第一电源的电压降和有机发光二极管的劣化的像素。像素包括有机发光二极管;第二晶体管(例如，驱动晶体管)，耦合在第一电源和有机发光二极管之间，以控制提供给有机发光二极管的电流;第三晶体管，耦合在第二晶体管的第一电极和第一电源之间;第一晶体管，耦合在第二晶体管的栅极和数据线之间;第一电容器，耦合在栅电极和第二晶体管的第一电极之间;第二电容器，耦合在第二晶体管的第一电极和第一电源之间;补偿电路连接在有机发光二极管和第二晶体管的栅极之间，用于根据有机发光二极管的劣化调节第二晶体管的栅极电压。

FIG. 4

140

