



(11) **EP 1 840 866 B1**

(12) **EUROPEAN PATENT SPECIFICATION**

(45) Date of publication and mention of the grant of the patent:  
**19.09.2012 Bulletin 2012/38**

(51) Int Cl.:  
**G09G 3/32<sup>(2006.01)</sup>**

(21) Application number: **07251346.8**

(22) Date of filing: **28.03.2007**

(54) **Pixel and organic light emitting display device using the pixel**

Pixel und organisches Licht emittierende Anzeigevorrichtung damit

Pixel et dispositif d'affichage électroluminescent organique l'utilisant

(84) Designated Contracting States:  
**DE FR GB**

(30) Priority: **28.03.2006 KR 20060027826**

(43) Date of publication of application:  
**03.10.2007 Bulletin 2007/40**

(73) Proprietor: **Samsung Mobile Display Co., Ltd.**  
**Suwon-si**  
**Gyeonggi-do (KR)**

(72) Inventor: **Choi, Sang-Moo,**  
**c/o Samsung SDI Co., Ltd.**  
**Yongin-si, Gyeonggi-do (KR)**

(74) Representative: **Mouteney, Simon James**  
**Marks & Clerk LLP**  
**90 Long Acre**  
**London**  
**WC2E 9RA (GB)**

(56) References cited:  
**US-A1- 2004 179 005 US-A1- 2005 017 934**

- **JOON-CHUL GOH AND CHOONG-KI KIM ET AL:**  
**"P-72: A Novel Pixel Circuit for Active-Matrix Organic Light-Emitting Diodes" 2003 SID INTERNATIONAL SYMPOSIUM - MAY 20, 2003, BALTIMORE, MARYLAND, vol. XXXIV, 20 May 2003 (2003-05-20), page 494, XP007008511**
- **JUNG S-H ET AL: "AN AMOLED PIXEL FOR THE VT COMPENSATION OF TFT AND A P-TYPE LTPS SHIFT REGISTER BY EMPLOYING 1 PHASE CLOCK SIGNAL" 2005 SID INTERNATIONAL SYMPOSIUM DIGEST OF TECHNICAL PAPERS. BOSTON, MA, MAY 24 - 27, 2005; [SID INTERNATIONAL SYMPOSIUM DIGEST OF TECHNICAL PAPERS], SAN JOSE, CA : SID, US, vol. VOL. 36, 1 January 2005 (2005-01-01), pages 300-303, XP001244200**

**EP 1 840 866 B1**

Note: Within nine months of the publication of the mention of the grant of the European patent in the European Patent Bulletin, any person may give notice to the European Patent Office of opposition to that patent, in accordance with the Implementing Regulations. Notice of opposition shall not be deemed to have been filed until the opposition fee has been paid. (Art. 99(1) European Patent Convention).

## Description

**[0001]** The present invention relates to a pixel and an organic light emitting display device using the pixel. More particularly, the present invention relates to a pixel and an organic light emitting display device using the pixel which has a minimal number of transistors to display images of uniform brightness.

**[0002]** One type of flat panel display device is an organic light emitting display device which displays an image by using an organic light emitting diode (OLED). An OLED generates light by recombining electrons and holes. Advantages of organic light emitting display devices include low power consumption as well as rapid response speed.

**[0003]** FIG. 1 is a circuit diagram showing a pixel of a conventional organic light emitting display device.

**[0004]** Referring to FIG. 1, the pixel 4 includes a pixel circuit 2 connected to an OLED, to a data line Dm, and to a scan line Sn for controlling the OLED.

**[0005]** An anode electrode of the OLED is connected with the pixel circuit 2, and a cathode electrode of the OLED is connected to a power source ELVSS. The OLED generates light of a certain or predetermined brightness corresponding to a level of a current supplied to the OLED from the pixel circuit 2.

**[0006]** The pixel circuit 2 controls the level of the current supplied to the OLED corresponding to a data signal supplied to the data line Dm, when a scan signal is supplied to the scan line Sn. In more detail, the pixel circuit 2 includes a first transistor M11 and a second transistor M12. The second transistor M12 is connected between a power source ELVDD and the OLED. The first transistor M11 is connected with the second transistor M12, with the data line Dm, and with the scan line Sn. The pixel circuit 2 further includes a storage capacitor C1st connected between a gate electrode and a first electrode of the second transistor M12.

**[0007]** A gate electrode of the first transistor M11 is connected with the scan line Sn, and a first electrode of the first transistor M11 is connected with the data line Dm. A second electrode of the first transistor M11 is connected with a first terminal of the storage capacitor C1st. Either a source electrode or a drain electrode of the transistor M11 may be selected as the first electrode, and, of the source electrode and the drain electrode, the electrode not selected as the first electrode is selected as the second electrode. For example, if the source electrode is chosen as the first electrode, the drain electrode is chosen as the second electrode. The first transistor M11 is turned on to supply the data signal supplied to the data line Dm to the storage capacitor C1st, when the scan signal is supplied to the scan line Sn. Then, the storage capacitor C1st is charged according to a voltage of the data signal.

**[0008]** The gate electrode of the second transistor M12 is connected with the first terminal of the storage capacitor C1st, and the first electrode of the second transistor

M12 is connected with the second terminal of the storage capacitor C1st and with the power source ELVDD. A second electrode of the second transistor M12 is connected with the anode electrode of the OLED. The second transistor M12 controls the level of the current flowing into the power source ELVSS via the OLED from the power source ELVDD according to a level of a voltage stored in the storage capacitor C1st. Then, the OLED generates light according to the level of the current supplied from the second transistor M12.

**[0009]** However, the pixel 4 of the conventional organic light emitting display device may display images that are not of uniform brightness. In more detail, a threshold voltage of the second transistor M12 can be different from threshold voltages of corresponding transistors of other pixels of the conventional organic light emitting display device. The differences may arise from process deviation and other manufacturing-related factors. If corresponding threshold voltages vary across a plurality of pixels of an organic light emitting display device, even when the plurality of pixels are supplied with a data signal corresponding to a same gray scale, light generated by corresponding OLEDs of the plurality of pixels may be of variable brightness due to the variations between the corresponding threshold voltages across the plurality of pixels.

**[0010]** US 2004/0179005 discloses an organic light emitting display according to the preamble of claim 1.

**[0011]** J.C. Goh and C-K Kim disclose in "P-72: A Novel Pixel Circuit for Active-Matrix Organic Light Emitting Diodes"; 2003 SID International Symposium, May 2003 (2003-05-20), page 494, a pixel circuit for an organic light emitting diode including four transistors.

**[0012]** An aspect of the present invention is to provide an organic light emitting display using a pixel, the pixel using a minimal number of transistors to displaying an image of uniform brightness.

**[0013]** According to a first aspect of the invention, there is provided an organic light emitting display as set out in Claim 1. Preferred features of this aspect are set out in Claims 2 to 10.

**[0014]** FIG. 1 is a circuit diagram showing a pixel of a conventional organic light emitting display device.

**[0015]** FIG. 2 is a diagram showing an organic light emitting display device not in accordance with the present invention.

**[0016]** FIG. 3 is a circuit diagram showing a pixel of the organic light emitting display device of FIG. 2.

**[0017]** FIG. 4 is a waveform diagram corresponding to a method of driving the pixel of the organic light emitting display device of FIG. 2.

**[0018]** FIG. 5 is a diagram showing an organic light emitting display device according to an embodiment of the present invention.

**[0019]** FIG. 6 is a circuit diagram showing a pixel of the organic light emitting display device of the embodiment.

**[0020]** FIG. 7 is a waveform diagram corresponding to

a method of driving the pixel of the organic light emitting display device of the embodiment.

**[0021]** Referring to FIG. 2, an organic light emitting display device not in accordance with the present invention includes: a pixel unit 130 including a plurality of pixels 140, each of which is arranged to be connected with one or more scan lines S1, S2, ..., Sn and with one of data lines D1, D2, ..., Dm; a scan driver 110 for driving the scan lines S1, S2, ..., Sn and light emitting control lines E1, E2, ..., En; a data driver 120 for driving the data lines D1, D2, ..., Dm; and a timing controller 150 for controlling the scan driver 110 and the data driver 120.

**[0022]** The scan driver 110 receives scan driving control signals SCS from the timing controller 150. The scan driver 110 generates scan signals and supplies the scan signals to the scan lines S1, S2, ..., Sn in a sequential order. Also, the scan driver 110 generates light emitting control signals according to the scan driving control signals and supplies the light emitting control signals to the light emitting control lines E1, E2, ..., En in a sequential order. A respective width of each of the light emitting control signals is set to be substantially equal to or larger than a width of a corresponding one or more of the scan signals.

**[0023]** The data driver 120 receives data driving control signals DCS from the timing controller 150. The data driver 120 generates data signals that are synchronized with the scan signals and supplies the data signals to the data lines D1, D2, ..., Dm.

**[0024]** The timing controller 150 generates the data driving control signals DCS and the scan driving control signals SCS according to synchronization signals, which, in a further arrangement are externally provided. The data driving control signals SCS and the scan driving control signals SCS are supplied to the data driver 120 and to the scan driver 110, respectively. The timing controller 150 receives externally provided data and supplies the data to the data driver 120.

**[0025]** The pixel unit 130 receives a voltage corresponding to a first power source ELVDD and a voltage corresponding to a second power source ELVSS (which, in a further arrangement, may be an external source) and supplies both voltages to each pixel 140. Each of the pixels 140 receives the voltages and generates light according to the data signals. Durations of periods in which the pixels generate light are controlled according to the light emitting control signals.

**[0026]** FIG. 3 is a circuit diagram showing an arrangement of the pixel of the display device of FIG. 2. For purposes of explanation, FIG. 3 shows the m<sup>th</sup> data line Dm, the n<sup>th</sup> scan line Sn, the (n-1)<sup>th</sup> scan line Sn-1, and the n<sup>th</sup> light emitting control line En.

**[0027]** Referring to FIG. 3, the pixel 140 includes an organic light emitting diode (OLED) and a pixel circuit 142, which is connected to the data line Dm, the scan lines Sn-1 and Sn, and the light emitting control line En, for controlling a level of a current supplied to the OLED.

**[0028]** An anode electrode of the OLED is connected

with the pixel circuit 142, and a cathode electrode of the OLED is connected with the second power source ELVSS. A level of the voltage corresponding to the second power source ELVSS is set to be lower than a level of the voltage corresponding to the first power source ELVDD. Accordingly, a brightness at which the OLED generates light corresponds to the level of the current supplied from the pixel circuit 142 to the OLED.

**[0029]** The pixel circuit 142 controls the level of the current supplied to the OLED according to the data signal supplied to the data line Dm, when the scan signal is supplied to the scan line Sn. The pixel circuit 142 includes a first transistor M31, a second transistor M32, a third transistor M33, a fourth transistor M34, a fifth transistor M35, a sixth transistor M36, and a storage capacitor C3st.

**[0030]** A first electrode of the second transistor M32 is connected with the data line Dm, and a second electrode of the second transistor M32 is connected with a first node N31. A gate electrode of the second transistor M32 is connected with the scan line Sn. Accordingly, the second transistor M32 is turned on to supply the data signal supplied to the data line Dm to the first node N31, when the scan signal is supplied to the scan line Sn.

**[0031]** A first electrode of the first transistor M31 is connected with the first node N31, and a second electrode of the first transistor M31 is connected with a first electrode of the sixth transistor M36. A gate electrode of the first transistor M31 is connected with a first terminal of the storage capacitor C3st.

Accordingly, the first transistor M31 supplies current to the OLED via the sixth transistor M36 according to a voltage stored in the storage capacitor C3st.

**[0032]** A first electrode of the third transistor M33 is connected with the second electrode of the first transistor M31, and a second electrode of the third transistor M33 is connected with the gate electrode of the first transistor M31. A gate electrode of the third transistor M33 is connected to the scan line Sn. Accordingly, the third transistor M33 is turned on to connect the first transistor M31 in a diode form, when the scan signal is supplied to the scan line Sn.

**[0033]** A gate electrode of the fourth transistor M34 is connected with the scan line Sn-1, and a first electrode of the fourth transistor M34 is connected with the first terminal of the storage capacitor C3st and the gate electrode of the first transistor M31. A second electrode of the fourth transistor M34 is connected with an initialization power source Vint. Accordingly, the fourth transistor M34 is turned on to provide a voltage corresponding to the initialization power source Vint to the first terminal of the storage capacitor C3st and the gate electrode of the first transistor M31.

**[0034]** A first electrode of the fifth transistor M35 is connected with the first power source ELVDD, and a second electrode of the fifth transistor M35 is connected with the first node N31. A gate electrode of the fifth transistor M35 is connected with the light emitting control line En. Accordingly, the fifth transistor M35 is turned on to connect

the first power source ELVDD with the first node N31, when the light emitting control signal is not supplied to the light emitting control line En.

**[0035]** The first electrode of the sixth transistor M36 is connected with the second electrode of the first transistor M31, and a second electrode of the sixth transistor M36 is connected with the anode electrode of the OLED. A gate electrode of the sixth transistor M36 is connected with the light emitting control line En. Accordingly, the sixth transistor M36 is turned on to supply the current supplied by the first transistor M31 to the OLED, when the light emitting control signal is not supplied to the light emitting control line En.

**[0036]** An operation of the pixel 140 will be described in more detail with reference to a waveform diagram shown in FIG. 4. First, the scan signal is supplied to the scan line Sn-1 to turn on the fourth transistor M34. If the fourth transistor M34 is turned on, the voltage corresponding to the initialization power source Vint is supplied to the first terminal of the storage capacitor C3st and the gate electrode of the first transistor M31. That is, if the fourth transistor M34 is turned on, the respective voltages at the first terminal of the storage capacitor C3st and at the gate electrode of the first transistor M31 are provided with the voltage corresponding to the initialization power source Vint. A level of the voltage corresponding to the initialization power source Vint is set to be lower than a level of a voltage corresponding to the data signal.

**[0037]** Then, the scan signal is supplied to the scan line Sn. Accordingly, the second transistor M32 and the third transistor M33 are turned on. If the third transistor M33 is turned on, the first transistor M31 is connected in the diode form. If the second transistor M32 is turned on, the data signal supplied to the data line Dm is supplied to the first node N31. Then, since the level of the voltage at the gate electrode of the first transistor M31 is brought to the level of the voltage corresponding to the initialization power source Vint which, as described earlier, is set to be lower than the level of the voltage corresponding to the data signal supplied to the first node N31, the first transistor M31 is turned on.

**[0038]** If the first transistor M31 is turned on, the data signal supplied to the first node N31 is supplied to the first terminal of the storage capacitor C3st via the first transistor M31 and the third transistor M33. Because the first transistor M31 is connected in the diode form, the storage capacitor C3st is charged according to a voltage corresponding to a threshold voltage of the first transistor M31 and the voltage corresponding to the data signal.

**[0039]** Then, the supplying of the light emitting control signal EM1 to the light emitting control line En is interrupted so that the fifth transistor M35 and the sixth transistor M36 are turned on. Accordingly, a current path is formed from the first power source ELVDD to the OLED. The first transistor M31 controls the amount of current flowing to the OLED from the first power source ELVDD according to a voltage stored in the storage capacitor C3st.

**[0040]** Because, as described earlier, the storage capacitor C3st was charged according to the voltage corresponding to the threshold voltage of the first transistor M31 as well as according to the voltage corresponding to the data signal, the first transistor M31 can better control the amount of current flowing to the OLED, regardless of the level of the threshold voltage of the first transistor M31. Therefore, the pixels 140 according to FIG. 3 can display images of uniform brightness, regardless of the level of the threshold voltage of the first transistor M31.

**[0041]** However, since each of the pixels 140 according to FIG. 3 includes six transistors, the structure of each pixel may be complicated. That is, when each of the pixels 140 includes six transistors, the size of each pixel 140 may be large, and the probability of failure or one or more of the transistors may be increased, thereby decreasing the reliability of each pixel. Furthermore, since the pixels 140 are connected with the initialization power source Vint via wires and also with one or more scan lines, the wiring configuration for each of the pixels may be complicated as well.

**[0042]** FIG. 5 is a diagram showing an organic light emitting display device according to an embodiment of the present invention.

**[0043]** Referring to FIG. 5, the organic light emitting display device according to the embodiment of the present invention includes: a pixel unit 230 including a plurality of pixels 240, each of which is arranged to be connected with one of scan lines S1, S2, ..., Sn and with one of data lines D1, D2, ..., Dm; a scan driver 210 for driving the scan lines S1, S2, ..., Sn and light emitting control lines E1, E2, ..., En; a data driver 220 for driving the data lines D1, D2, ..., Dm; a second power supplier 260 for driving power source lines VL1, VL2, ..., VLn; and a timing controller 250 for controlling the scan driver 210, the data driver 220, and the second power supplier 260.

**[0044]** The scan driver 210 generates scan signals subject to control by the timing controller 250 and supplies the scan signals to the scan lines S1, S2, ..., Sn in a sequential order. Further, the scan driver 210 generates light emitting control signals subject to the control by the timing controller 250 and supplies the light emitting control signals to the light emitting control lines E1, E2, ..., En in a sequential order. The light emitting control signal supplied to the  $i^{\text{th}}$  (where  $i$  represents a positive integer number) light emitting control line Ei overlaps with the scan signal supplied to the  $i^{\text{th}}$  scan line Si. In other words, the light emitting control signal is supplied to the light emitting control line Ei during at least the period over which the scan signal is supplied to the scan line Si.

**[0045]** The data driver 220 generates data signals subject to control by the timing controller 250 and supplies the data signals that are synchronized with the scan signals to the data lines D1, D2, ..., Dm

**[0046]** The second power supplier 260 supplies a voltage from a second power source ELVSS to the power source lines VL1, VL2, ..., VLn. A voltage of a high state ELVSS(H) is provided to the power source lines VL1,

VL2, ..., VLn in a sequential order. A voltage of a low state ELVSS(L) is provided to the power source lines other than the power source line receiving the voltage of the high state ELVSS(H) at a given time. Here, the voltage of the high state ELVSS(H) is supplied to the  $i^{\text{th}}$  power source line VLi is during a period overlapping with a period in which the light emitting control signal is supplied to the  $i^{\text{th}}$  light emitting control line Ei. In more detail, the voltage of the high state ELVSS(H) is supplied to the  $i^{\text{th}}$  power source line VLi beginning at a rising time point at which the scan signal is supplied to the  $i^{\text{th}}$  scan line Si and the light emitting control signal is supplied to the  $i^{\text{th}}$  light emitting control line Ei. The voltage of the low state ELVSS(L) is supplied to the  $i^{\text{th}}$  light emitting control line Ei after the supply of the light emitting control signal to the  $i^{\text{th}}$  light emitting control line Ei is interrupted.

**[0047]** The timing controller 250 controls the scan driver 210, the data driver 220, and the second power supplier depending on synchronization signals that are externally provided.

**[0048]** The pixel unit 230 receives a voltage from a first power source ELVDD, which may be an external power source, and supplies the voltage to each of the pixels 240. According to a voltage of a corresponding data signal, each of the pixels 240 controls the amount of current flowing from the first power source ELVDD to the second power source ELVSS (when the second power source is providing the voltage of the low state to the pixel) via an OLED of the corresponding pixel.

**[0049]** In more detail, each of the pixels 240 shown in FIG. 5 is connected with one of the power source lines, the first power source ELVDD, one of the scan lines, one of the light emitting control lines, and one of the data lines. Accordingly, each of the pixels 240 shown in FIG. 5 is connected with five wires such that the wiring for each of the pixels 240 can be more simply implemented than for each of the pixels 140 shown in FIG. 2. As previously described, the pixels 140 shown in FIG. 2 require a more complicated wiring configuration of six wires per pixel.

**[0050]** FIG. 6 is a circuit diagram showing a pixel of the embodiment of the present invention. For purposes of explanation, FIG. 6 shows the  $m^{\text{th}}$  data line Dm, the  $n^{\text{th}}$  scan line Sn, the  $n^{\text{th}}$  light emitting control line En, and the  $n^{\text{th}}$  power source line VLn.

**[0051]** Referring to FIG. 6, the pixel 240 includes an OLED, and a pixel circuit 242, which is connected to the data line Dm, the scan line Sn, and the light emitting control line En, for controlling the amount of current supplied to the OLED.

**[0052]** An anode electrode of the OLED is connected with the pixel circuit 242, and a cathode electrode of the OLED is connected with the power source line VLn. When the voltage of the low state ELVSS(L) is supplied to the power source line VLn, current is supplied from the pixel circuit 242 to the power source line VLn via the OLED, and the OLED generates a certain or predetermined light. Then, when the voltage of the high state ELVSS(H) is

supplied to the power source line VLn, current does not flow to the OLED, and, accordingly, the OLED does not generate light. That is, a level of the voltage of the high state ELVSS(H) is set sufficiently high such that the current does not flow to the OLED when the voltage of the high state ELVSS(H) is supplied to the power source line VLn. By way of example, the level of the voltage of the high state ELVSS(H) may be set equal (or substantially equal) to a level of the voltage corresponding to the first power source ELVDD.

**[0053]** The pixel circuit 242 controls the amount of current supplied to the OLED corresponding to the data signal supplied to the data line Dm, when the scan signal is supplied to the scan line Sn. The pixel circuit 242 includes a first transistor M61, a second transistor M62, a third transistor M63, a fourth transistor M64, and the storage capacitor C6st.

**[0054]** A first electrode of the second transistor M62 is connected with the data line Dm, and a second electrode of the second transistor M62 is connected with the first node N61. A gate electrode of the second transistor M62 is connected with the scan line Sn. Accordingly, the second transistor M62 is turned on to supply the data signal supplied to the data line Dm to the first node N61, when the scan signal is supplied to the  $n$  scan line Sn.

**[0055]** A first electrode of the first transistor M61 is connected with the first node N61, and a second electrode of the first transistor M61 is connected with the anode electrode of the OLED. A gate electrode of the first transistor M61 is connected with a first terminal of the storage capacitor C6st. Accordingly, the first transistor M61 is turned on to supply the current to the OLED corresponding to a voltage stored in the storage capacitor C6st.

**[0056]** A first electrode of the third transistor M63 is connected with the second electrode of the first transistor M61, and a second electrode of the third transistor M63 is connected with the gate electrode of the first transistor M61. A gate electrode of the third transistor M63 is connected with the scan line Sn. Accordingly, the third transistor M63 is turned on to connect the first transistor in a diode form, when the scan signal is supplied to the scan line Sn.

**[0057]** A first electrode of the fourth transistor M64 is connected with the first power source ELVDD, and a second electrode of the fourth transistor M64 is connected with the first node N61. A gate electrode of the fourth transistor M64 is connected with the light emitting control line En. Accordingly, the fourth transistor M64 is turned on to electrically connect the first power source ELVDD with the first node N61, when the light emitting control signal is not supplied to the light emitting control line En.

**[0058]** An operation of the pixel will be described in detail with reference to the waveform diagram shown in FIG. 7. First, the light emitting control signal is supplied to the light emitting control line En during a first period T1 to turn off the fourth transistor M64. If the fourth transistor M64 is turned off, the first power source ELVDD is electrically isolated from the first node N61.

**[0059]** The scan signal is supplied to the scan line Sn during a second period T2. If the scan signal is supplied to the scan line Sn, the second transistor M62 and the third transistor M63 are turned on. If the second transistor M62 is turned on, the data line Dm is electrically connected with the first node N61. If the third transistor M63 is turned on, the first terminal of the storage capacitor C6st and the gate electrode of the first transistor M61 are electrically connected with the second electrode of the first transistor M61.

**[0060]** The cathode electrode of the OLED is supplied with the voltage of the low state ELVSS(L) during the second period T2. Therefore, the first terminal of the storage capacitor C6st and the gate electrode of the first transistor M61 are provided with the voltage of the low state ELVSS(L) during the second period T2. The voltage of the low state ELVSS(L) is set to a level at which current flows to the second power source ELVSS via the OLED.

**[0061]** Then, the voltage of the high state ELVSS(H) is supplied to the power source line VLn during a third period T3. Therefore, current does not flow to the power source line VLn via the OLED. Correspondingly, the data signal supplied to the data line Dm is supplied to the first terminal of the storage capacitor C6st via the first node N61, the first transistor M61 and the third transistor M63 during the third period T3. Because the first transistor M61 is connected in the diode form, the storage capacitor C6st is charged according to a voltage corresponding to a threshold voltage of the first transistor M61 and the voltage corresponding to the data signal.

**[0062]** The supply of the scan signal to the scan line Sn is interrupted during a fourth period T4. Accordingly, the second transistor M62 and the third transistor are then turned off. If the second transistor M62 is turned off, the first node N61 becomes electrically isolated from the data line Dm. If the third transistor M63 is turned off, the gate electrode of the first transistor M61 becomes electrically isolated from the second electrode of the first transistor M61.

**[0063]** The supply of the light emitting control signal to the light emitting control line En is interrupted during a fifth period T5. If the fourth transistor M64 is turned on, the first power source ELVDD becomes electrically connected with the first node N61.

**[0064]** The voltage of the low state ELVSS(L) is supplied to the power source VLn following the fifth period T5. Then, current flows from the first transistor M61 to the second power source ELVSS via the OLED according to the voltage stored in the storage capacitor C6st. Accordingly, the OLED generates light of a certain or predetermined brightness according to the voltage charged in the storage capacitor C6st.

**[0065]** According to the embodiment of the present invention described above, the respective storage capacitor C6st included in each of the pixels 240 is charged with the voltage corresponding to the threshold voltage of the respective first transistor M61 as well as the voltage corresponding to the respective data signal. As a result,

the amount of current flowing into the respective OLED can be better controlled regardless of the threshold voltage of the respective first transistor M61. Therefore, the pixels can be operated to displaying images of uniform brightness. Compared to the pixels of FIG. 3, each of the pixels 240 of the embodiment, as shown in FIG. 6, includes only four transistors, and therefore it has a structure that is more simple. Furthermore, the wiring configuration of the pixels 240 serves to reduce the size of the pixels 240 as compared to the pixels 140.

**[0066]** While the present invention has been described in connection with certain exemplary embodiments, it is to be understood that the invention is not limited to the disclosed embodiments, but, on the contrary, is intended to cover various modifications and equivalent arrangements included within the scope of the appended claims, and equivalents thereof.

## Claims

1. An organic light emitting display device comprising:

a scan driver (210) for supplying scan signals to scan lines in a sequential order and for supplying light emitting control signals to light emitting control lines in a sequential order;

a data driver (220) for supplying voltage data signals to data lines;

a plurality of pixels (240), each of the plurality of pixels (240) being arranged to be connected with a corresponding one of the scan lines a corresponding one of the light emitting control lines and a corresponding one of the data lines and each of the plurality of pixels (240) including an organic light emitting diode having a cathode electrode and an anode electrode; and

a first power supply (260) for supplying a voltage of a high state to a plurality of power source lines in a sequential order and for supplying a voltage of a low state to power source lines of the plurality of power source lines not supplied with the voltage of the high state, and

wherein each of the plurality of power source lines is connected with the cathode electrode of the organic light emitting diode of a corresponding pixel (240) of the plurality of pixels (240), wherein each of the plurality of pixels (240) further comprises:

a first transistor (M61) having a first transistor first electrode, a first transistor second electrode, and a first transistor gate electrode;

a second transistor (M62) having a second transistor first electrode, a second transistor second electrode, and a second transistor gate electrode;

a third transistor (M63) having a third transistor first electrode, a third transistor second electrode, and a third transistor gate electrode, the third transistor gate electrode connected to the said one of the scan lines; 5  
 a fourth transistor (M64) having a fourth transistor first electrode, a fourth transistor second electrode, and a fourth transistor gate electrode; and  
 a storage capacitor connected between a second power supply and the first transistor gate electrode, 10  
 wherein, in each of the plurality of pixels, the second transistor first electrode is connected to the said one of the data lines and the second transistor gate electrode is connected to the said one of the scan lines and wherein the second transistor is adapted to turn on when one of the scan signals is supplied to the one of the scan lines, 20  
 wherein, in each of the plurality of pixels, the first electrode of the first transistor (M61) is connected to the second transistor second electrode, and  
 wherein, in each of the plurality of pixels, the second electrode of the third transistor (M63) is connected to the first transistor gate electrode and the first electrode of the third transistor (M63) is connected to the first transistor second electrode, the third transistor (M63) being adapted to turn on when the one of the scan signals is supplied to the one of the scan lines; 30  
 wherein the scan signal is supplied to the said scan line during a period; 35

#### CHARACTERISED IN THAT:

in each of the plurality of pixels, the second electrode of the first transistor (M61) is connected to the anode electrode of the organic light emitting diode; 40  
 the first power supply is arranged to provide the voltage of the low state to the said power source line during a first portion of the period to provide a voltage corresponding to the voltage of the low state at the first transistor gate electrode so that current flows through the organic light emitting diode, the first portion of the period being prior to a second portion of the period; 50  
 wherein the first power supply is arranged to provide the voltage of the high state to the said power source line during the second portion of the period in which the storage capacitor is charged to a voltage corresponding to a voltage provided on a said data line and the threshold voltage of the 55

first transistor;  
 wherein said one of the scan signal is supplied to the said one of the scan lines during the first portion of the period and the second portion of the period;  
 wherein said fourth transistor first electrode is connected to the first transistor first electrode and said fourth transistor gate electrode is connected to a corresponding one of the light emitting control lines; and  
 wherein each pixel is arranged to that the fourth transistor (M64) is turned on after the supply of the scan signal has ceased and while a light emission control signal is being provided, to allow current controlled by the first transistor to flow through the organic light emitting diode.

2. An organic light emitting display device according to claim 1, wherein the scan driver (210) is arranged to supply a light emitting control signal to a light emitting control line corresponding to the said scan line during a further period, and the said period overlaps with the further period.
3. An organic light emitting display according to claim 2, wherein the first power supply is arranged to supply the voltage of the high state to a corresponding one of the power source lines beginning at a time in the said period.
4. An organic light emitting display according to claim 3, wherein the first power supply is arranged to supply the voltage of the low state to the corresponding one of the power source lines after the said period has ended.
5. An organic light emitting display according to any preceding claim, wherein:
  - a level of the voltage of the high state is set to a level such that the organic light emitting diode of one of the plurality of pixels (240) does not generate light when the voltage of the high state is supplied to a corresponding one of the power source lines, and
  - a level of the voltage of the low state is set to a level such that the organic light emitting diode of the one of the plurality of pixels generates light when the voltage of the low state is supplied to the corresponding one of the power source lines.
6. An organic light emitting display device according to claim 1, wherein the first power supply is arranged to provide the voltage of the high state to a said power source line during the second portion of the period

7. An organic light emitting display device according to claim 2, wherein the device is arranged such that the power source line provides the voltage of the low state upon a charging of the storage capacitor according to the voltage corresponding to the data signal. 5
8. An organic light emitting display device according to claim 4, wherein the light emitting control signal is arranged to be supplied to the light emitting control line during at least the period to turn off the fourth transistor during the at least the period. 10
9. An organic light emitting display device according to any one of claims 1 to 5, wherein a level of the voltage of the high state is set equal to a level of a voltage corresponding to the second power supply. 15
10. An organic light emitting display according to any one of claims 1 to 5, wherein a level of the voltage of the low state is set to be lower than a level of the voltage corresponding to the data signal supplied to the data line. 20

#### Patentansprüche

1. Organische Lichtemitter-Anzeigevorrichtung, umfassend: 30
- einen Abtasttreiber (210) zum der Reihe nach erfolgenden Anlegen von Abtastsignalen an Abtastleitungen und zum der Reihe nach erfolgenden Anlegen von Lichtemissionssteuersignalen an Lichtemissionssteuerleitungen; 35
- einen Datentreiber (220) zum Anlegen von Spannungsdatensignalen an Datenleitungen; eine Vielzahl von Bildpunkten (240), wobei jeder aus der Vielzahl von Bildpunkten (240) dafür eingerichtet ist, mit einer entsprechenden der Abtastleitungen, einer entsprechenden der Lichtemissionssteuerleitungen und einer entsprechenden der Datenleitungen verbunden zu werden, und jeder aus der Vielzahl von Bildpunkten (240) eine organische Lichtemitterdiode mit einer Kathodenelektrode und einer Anodenelektrode aufweist; und 40
- eine erste Stromversorgung (260) zum der Reihe nach erfolgenden Anlegen einer Spannung eines H-Zustandes an eine Vielzahl von Stromquellenleitungen und zum Anlegen einer Spannung eines L-Zustandes an Stromquellenleitungen aus der Vielzahl von Stromquellenleitungen, die nicht mit der Spannung des H-Zustandes versorgt werden, und 45
- worin jede aus der Vielzahl von Stromquellenleitungen mit der Kathodenelektrode der organischen Lichtemitterdiode eines entsprechen-

den Bildpunkts (240) aus der Vielzahl von Bildpunkten (240) verbunden ist, worin jeder aus der Vielzahl von Bildpunkten (240) ferner umfasst:

einen ersten Transistors (M61) mit einer ersten Elektrode des ersten Transistors, einer zweiten Elektrode des ersten Transistors und einer Gateelektrode des ersten Transistors; einen zweiten Transistor (M62) mit einer ersten Elektrode des zweiten Transistors, einer zweiten Elektrode des zweiten Transistors und einer Gateelektrode des zweiten Transistors; einen dritten Transistor (M63) mit einer ersten Elektrode des dritten Transistors, einer zweiten Elektrode des dritten Transistors und einer Gateelektrode des dritten Transistors, wobei die Gateelektrode des dritten Transistors mit der einen der Abtastleitungen verbunden ist; einen vierten Transistor (M64) mit einer ersten Elektrode des vierten Transistors, einer zweiten Elektrode des vierten Transistors und einer Gateelektrode des vierten Transistors; und einen Speicherkondensator, der zwischen eine zweite Stromversorgung und die Gateelektrode des ersten Transistors geschaltet ist, worin in jedem aus der Vielzahl von Bildpunkten die erste Elektrode des zweiten Transistors mit der einen der Datenleitungen verbunden ist und die Gateelektrode des zweiten Transistors mit der einen der Abtastleitungen verbunden ist und worin der zweite Transistor dafür eingerichtet ist, einzuschalten, wenn eines der Abtastsignale an die eine der Abtastleitungen angelegt wird; worin in jedem aus der Vielzahl von Bildpunkten die erste Elektrode des ersten Transistors (M61) mit der zweiten Elektrode des zweiten Transistors verbunden ist, und worin in jedem aus der Vielzahl von Bildpunkten die zweite Elektrode des dritten Transistors (M63) mit der Gateelektrode des ersten Transistors verbunden ist und die erste Elektrode des dritten Transistors (M63) mit der zweiten Elektrode des ersten Transistors verbunden ist, wobei der dritte Transistor (M63) dafür eingerichtet ist, einzuschalten, wenn das eine der Abtastsignale an die eine der Abtastleitungen angelegt wird; worin das Abtastsignal während einer Periode an die Abtastleitung angelegt wird;

**dadurch gekennzeichnet, dass:**

- in jedem aus der Vielzahl von Bildpunkten die zweite Elektrode des ersten Transistors (M61) mit der Anodenelektrode der organischen Lichtemitterdiode verbunden ist; die erste Stromversorgung dafür eingerichtet ist, während eines ersten Abschnitts der Periode die Spannung des L-Zustandes an die besagte Stromquellenleitung anzulegen, um eine Spannung, die der Spannung des L-Zustandes entspricht, an die Gateelektrode des ersten Transistors anzulegen, so dass Strom durch die organische Lichtemitterdiode fließt, wobei der erste Abschnitt der Periode vor einem zweiten Abschnitt der Periode liegt;
- worin die erste Stromversorgung dafür eingerichtet ist, während des zweiten Abschnitts der Periode die Spannung des H-Zustandes an die besagte Stromquellenleitung anzulegen, in welchem der Speicherkondensator auf eine Spannung aufgeladen wird, die einer an einer besagten Datenleitung angelegten Spannung und der Schwellenspannung des ersten Transistors entspricht;
- worin das eine der Abtastsignale während des ersten Abschnitts der Periode und des zweiten Abschnitts der Periode an die besagte eine der Abtastleitungen angelegt wird;
- worin die erste Elektrode des vierten Transistors mit der ersten Elektrode des ersten Transistors verbunden ist und die Gateelektrode des vierten Transistors mit einer entsprechenden der Lichtemissionssteuerleitungen verbunden ist; und
- worin jeder Bildpunkt so eingerichtet ist, dass der vierte Transistor (M64) eingeschaltet wird, nachdem die Zufuhr des Abtastsignals aufgehört hat und während ein Lichtemissionssteuersignal angelegt ist, um zu ermöglichen, dass durch den ersten Transistor gesteuerter Strom durch die organische Lichtemitterdiode fließt.
2. Organische Lichtemitter-Anzeigevorrichtung nach Anspruch 1, worin der Abtasttreiber (210) dafür eingerichtet ist, während einer weiteren Periode ein Lichtemissionssteuersignal an eine Lichtemissionssteuerleitung anzulegen, die der besagten Abtastleitung entspricht, und die besagte Periode sich mit der weiteren Periode überschneidet.
  3. Organische Lichtemitter-Anzeigevorrichtung nach Anspruch 2, worin die erste Stromversorgung dafür eingerichtet ist, beginnend zu einem Zeitpunkt in der besagten Periode die Spannung des H-Zustandes an eine entsprechende der Stromquellenleitungen anzulegen.
  4. Organische Lichtemitter-Anzeigevorrichtung nach Anspruch 3, worin die erste Stromversorgung dafür eingerichtet ist, die Spannung des L-Zustandes an die entsprechende der Stromquellenleitungen anzulegen, nachdem die besagte Periode zu Ende gegangen ist.
  5. Organische Lichtemitter-Anzeigevorrichtung nach einem der vorhergehenden Ansprüche, worin:
    - ein Pegel der Spannung des H-Zustandes auf einen solchen Pegel gesetzt wird, dass die organische Lichtemitterdiode eines aus der Vielzahl von Bildpunkten (240) kein Licht erzeugt, wenn die Spannung des H-Zustandes an eine entsprechende der Stromquellenleitungen angelegt wird, und
    - ein Pegel der Spannung des L-Zustandes auf einen solchen Pegel gesetzt wird, dass die organische Lichtemitterdiode des einen aus der Vielzahl von Bildpunkten Licht erzeugt, wenn die Spannung des L-Zustandes an die entsprechende der Stromquellenleitungen angelegt wird.
  6. Organische Lichtemitter-Anzeigevorrichtung nach Anspruch 1, worin die erste Stromversorgung dafür eingerichtet ist, die Spannung des H-Zustandes während des zweiten Abschnitts der Periode an eine besagte Stromquellenleitung anzulegen.
  7. Organische Lichtemitter-Anzeigevorrichtung nach Anspruch 2, worin die Vorrichtung so eingerichtet ist, dass die Stromquellenleitung die Spannung des L-Zustandes bei Aufladung des Speicherkondensators auf die dem Datensignal entsprechende Spannung anlegt.
  8. Organische Lichtemitter-Anzeigevorrichtung nach Anspruch 4, worin das Lichtemissionssteuersignal dafür eingerichtet ist, mindestens während der Periode an die Lichtemissionssteuerleitung angelegt zu werden, um den vierten Transistor mindestens während der Periode auszuschalten.
  9. Organische Lichtemitter-Anzeigevorrichtung nach einem der Ansprüche 1 bis 5, worin ein Pegel der Spannung des H-Zustandes gleich einem Pegel einer der zweiten Stromversorgung entsprechenden Spannung gesetzt wird.
  10. Organische Lichtemitter-Anzeigevorrichtung nach einem der Ansprüche 1 bis 5, worin ein Pegel der Spannung des L-Zustandes so gesetzt wird, dass er

niedriger als ein Pegel der Spannung ist, die dem an die Datenleitung angelegten Datensignal entspricht.

## Revendications

### 1. Dispositif d'affichage électroluminescent organique comprenant :

un pilote de balayage (210) pour fournir des signaux de balayage à des lignes de balayage dans un ordre séquentiel et pour fournir des signaux de commande électroluminescents à des lignes de commande électroluminescentes dans un ordre séquentiel ;

un pilote de données (220) pour fournir des signaux de données de tension à des lignes de données ;

une pluralité de pixels (240), chacun de la pluralité de pixels (240) étant conçu pour être connecté à une ligne de balayage correspondante des lignes de balayage, à une ligne de commande électroluminescente correspondante des lignes de commande électroluminescentes et à une ligne de données correspondante des lignes de données et chacun de la pluralité de pixels (240) comprenant une diode électroluminescente organique dotée d'une électrode cathodique et d'une électrode anodique ; et

une première alimentation électrique (260) pour fournir une tension d'un niveau haut à une pluralité de lignes de source d'alimentation dans un ordre séquentiel et pour fournir une tension d'un niveau bas aux lignes de sources d'alimentation de la pluralité de lignes de sources d'alimentation non alimentées par la tension de niveau haut, et

dans lequel chacune de la pluralité de lignes de sources d'alimentation est connectée à l'électrode cathodique de la diode électroluminescente organique d'un pixel correspondant (240) de la pluralité de pixels (240), dans lequel chacun de la pluralité de pixels (240) comprend en outre :

un premier transistor (M61) doté d'une première électrode de premier transistor, d'une seconde électrode de premier transistor et d'une électrode de grille de premier transistor ;

un deuxième transistor (M62) doté d'une première électrode de deuxième transistor, d'une seconde électrode de deuxième transistor et d'une électrode de grille de deuxième transistor ;

un troisième transistor (M63) doté d'une première électrode de troisième transistor, d'une seconde électrode de troisième tran-

sistor et d'une électrode de grille de troisième transistor, l'électrode de grille de troisième transistor étant connectée à ladite une des lignes de balayage ;

un quatrième transistor (M64) doté d'une première électrode de quatrième transistor, d'une seconde électrode de quatrième transistor et d'une électrode de grille de quatrième transistor ; et

un condensateur de stockage connecté entre une seconde alimentation électrique et l'électrode de grille du premier transistor, dans lequel, dans chacun de la pluralité de pixels, la première électrode de deuxième transistor est connectée à ladite une des lignes de données et l'électrode de grille du deuxième transistor est connectée à ladite une des lignes de balayage et dans lequel le deuxième transistor est conçu pour s'allumer lorsqu'un des signaux de balayage est fourni à l'une des lignes de balayage, dans lequel, dans chacune de la pluralité de pixels, la première électrode du premier transistor (M61) est connectée à la seconde électrode du deuxième transistor, et dans lequel, dans chacun de la pluralité de pixels, la seconde électrode du troisième transistor (M63) est connectée à l'électrode de grille du premier transistor et la première électrode du troisième transistor (M63) est connectée à la seconde électrode du premier transistor, le troisième transistor (M63) étant conçu pour s'allumer lorsque l'un des signaux de balayage est fourni à l'une des lignes de balayage ;

dans lequel le signal de balayage est fourni à ladite ligne de balayage au cours d'une période ;

### caractérisé en ce que :

dans chacun de la pluralité de pixels, la seconde électrode du premier transistor (M61) est connectée à l'électrode cathodique de la diode électroluminescente organique ;

la première alimentation électrique est conçue pour fournir la tension du niveau bas à ladite ligne de source d'alimentation au cours d'une première partie de la période pour fournir une tension correspondant à la tension du niveau bas au niveau de l'électrode de grille du premier transistor de telle sorte que du courant circule à travers la diode électroluminescente organique, la première partie de la période étant antérieure à une seconde partie de la période ;

dans lequel la première alimentation électrique est conçue pour fournir la tension du

- niveau haut à ladite ligne de source d'alimentation au cours de la seconde partie de la période dans laquelle le condensateur de stockage est chargé à une tension correspondant à une tension fournie sur une dite ligne de données et à la tension de seuil du premier transistor ;
- dans lequel ledit un signal de balayage est fourni à ladite une des lignes de balayage au cours de la première partie de la période et de la seconde partie de la période ;
- dans lequel ladite première électrode de quatrième transistor est connectée à la première électrode de premier transistor et ladite électrode de grille du quatrième transistor est connectée à une ligne de commande électroluminescente correspondante des lignes de commande électroluminescentes ; et
- dans lequel chaque pixel est conçu de telle sorte que le quatrième transistor (M64) est allumé après que l'alimentation du signal de balayage a cessé et alors qu'un signal de commande d'émission lumineuse est fourni, pour permettre à un courant commandé par le premier transistor de circuler à travers la diode électroluminescente organique.
2. Dispositif d'affichage électroluminescent organique selon la revendication 1, dans lequel le pilote de balayage (210) est conçu pour fournir un signal de commande électroluminescent à une ligne de commande électroluminescente correspondant à ladite ligne de balayage au cours d'une période ultérieure, ladite période chevauchant la période ultérieure.
  3. Affichage électroluminescent organique selon la revendication 2, dans lequel la première alimentation électrique est conçue pour fournir la tension de niveau haut à une ligne de source d'alimentation correspondante des lignes de source d'alimentation commençant à un moment de ladite période.
  4. Affichage électroluminescent organique selon la revendication 3, dans lequel la première alimentation électrique est conçue pour fournir la tension de niveau bas à une ligne de source d'alimentation correspondante des lignes de source d'alimentation une fois que ladite période est terminée.
  5. Affichage électroluminescent organique selon l'une quelconque des revendications précédentes, dans lequel :
 

un niveau de la tension du niveau haut est établi à un niveau tel que la diode électroluminescente organique de l'un de la pluralité de pixels (240) ne génère pas de lumière lorsque la tension du
- niveau haut est fournie à une ligne de source d'alimentation correspondante des lignes de source d'alimentation, et
- un niveau de la tension de niveau bas est établi à un niveau tel que la diode électroluminescente organique de l'un de la pluralité de pixels génère de la lumière lorsque la tension du niveau bas est fournie à une ligne de source d'alimentation correspondante des lignes de source d'alimentation.
6. Dispositif d'affichage électroluminescent organique selon la revendication 1, dans lequel la première alimentation électrique est conçue pour fournir la tension du niveau haut à une dite ligne de source d'alimentation au cours de la seconde partie de la période.
  7. Dispositif d'affichage électroluminescent organique selon la revendication 2, dans lequel le dispositif est conçu de telle sorte que la ligne de source d'alimentation fournit la tension du niveau bas lors d'un chargement du condensateur de stockage selon la tension correspondant au signal de données.
  8. Dispositif d'affichage électroluminescent organique selon la revendication 4, dans lequel le signal de commande électroluminescent est conçu pour être fourni à la ligne de commande électroluminescente au cours d'au moins la période pour éteindre le quatrième transistor au cours d'au moins la période.
  9. Dispositif d'affichage électroluminescent organique selon l'une quelconque des revendications 1 à 5, dans lequel un niveau de la tension du niveau haut est établi de sorte à être égal à un niveau d'une tension correspondant à la seconde alimentation électrique.
  10. Affichage électroluminescent organique selon l'une quelconque des revendications 1 à 5, dans lequel un niveau de la tension du niveau bas est établi de sorte à être inférieur à un niveau de la tension correspondant au signal de données fourni à la ligne de données.

FIG. 1  
(PRIOR ART)




FIG. 2




FIG. 3




FIG. 4




FIG. 5




FIG. 6





FIG. 7



**REFERENCES CITED IN THE DESCRIPTION**

*This list of references cited by the applicant is for the reader's convenience only. It does not form part of the European patent document. Even though great care has been taken in compiling the references, errors or omissions cannot be excluded and the EPO disclaims all liability in this regard.*

**Patent documents cited in the description**

- US 20040179005 A [0010]

**Non-patent literature cited in the description**

- **J.C. GOH ; C-K KIM.** P-72: A Novel Pixel Circuit for Active-Matrix Organic Light Emitting Diodes. *2003 SID International Symposium*, 20 May 2003, 494 [0011]

|                |                                                                    |         |            |
|----------------|--------------------------------------------------------------------|---------|------------|
| 专利名称(译)        | 使用该像素的像素和有机发光显示装置                                                  |         |            |
| 公开(公告)号        | <a href="#">EP1840866B1</a>                                        | 公开(公告)日 | 2012-09-19 |
| 申请号            | EP2007251346                                                       | 申请日     | 2007-03-28 |
| [标]申请(专利权)人(译) | 三星斯笛爱股份有限公司                                                        |         |            |
| 申请(专利权)人(译)    | 三星SDI CO., LTD.                                                    |         |            |
| 当前申请(专利权)人(译)  | 三星移动显示器有限公司.                                                       |         |            |
| [标]发明人         | CHOI SANG MOO C O SAMSUNG SDI CO LTD                               |         |            |
| 发明人            | CHOI, SANG-MOO, C/O SAMSUNG SDI CO., LTD.                          |         |            |
| IPC分类号         | G09G3/32                                                           |         |            |
| CPC分类号         | G09G3/3233 G09G2300/0465 G09G2300/0819 G09G2300/0842 G09G2300/0861 |         |            |
| 优先权            | 1020060027826 2006-03-28 KR                                        |         |            |
| 其他公开文献         | EP1840866A3<br>EP1840866A2                                         |         |            |
| 外部链接           | <a href="#">Espacenet</a>                                          |         |            |

摘要(译)

有机发光显示装置像素包括有机发光二极管 ( OLED )。第一，第二和第三晶体管各自具有第一，第二和栅电极。存储电容器连接在电源和第一晶体管栅电极之间。电源线与OLED的阴极连接，用于提供高状态或低状态的电压。第二晶体管与数据线和扫描线连接，并在扫描信号提供给扫描线时导通。第一晶体管连接在第二晶体管第二电极和OLED的阳极之间。第三晶体管连接在第一晶体管的栅极和第二电极之间，并且当扫描信号提供给扫描线时导通。

FIG. 1  
(PRIOR ART)

