



1 , 1 1 2 2 ,

33

, , , ,

1

2

3a, 3b

4a, 4b

5a, 5b

6

7a, 7b

8

9

10

11a, 11b, 11c

12

13a, 13b

14a, 14b

( )

15 13a, 13b

16

가

17

18	17	(25)	.		
19	18	(25)		BL	.
20a,	20b		.		
21a,	21b		.		
22	17	(25)	.		
23	22	(25)	.		
24	22	(25)		BL	.
25			.		
26	25	(25)	.		
27	26	(25)		BL1	BL4
28					(25)
29	28	(25)		BL	.
30		(60)	.		
31			.		
32				TCON	.
33	TCON	LSI	.		
34		(	TTL	TTL	)
35			.		
36			.		
37			.		
38			.		
39			.		
40			.		
41			.		

42 40

43 41

44

45

46 44

47 45

48

49

50

51

52 49

53 49 52

54 49, 52 53

55 49, 52, 53 54

< >

8 :

20 :

21 :

23 :

27 :

34 :

(Electro Luminescence Device)

, EL ( ), (Field Emission Device, FE )  
( , CRT : Cathode Ray Tube ) 2  
CRT , (Flat Panel Dis  
play) 가 .

T , EL , FE CRT CR  
EL  
가 ,  
CRT

CRT  
가 .

) , ( )  
( 16 , ( ) 8  
가 , 16  
가 . 16  
, 1 ( )  
( 「 」 , Vol.3, No. 2(1999), p99 - p106 )

, 4.5mA) , ( , ) ( , 8mA)  
, 1.5mA) ( 「 」 , 1999. 11.15, no. 757, 1999, p139 - p146 ).



가

1 2 가

1 2 , 60% 가 , 가 1 , 60% 0

2 1 가 1 , 60% 가 1

1 1

가

1 2

1 , R, G, B

1 , 1

가 , 가

2 2 2 ( 1 ) 1 가 , 1

2 )가, 30 가

가 ( ) , ( )  
 가 ) , (Liquid Crystal Display Panel) (L  
 iquid Crystal Display Element)  
 ( , )

가 .  
 가 .  
 1 2  
 가 , 1  
 2  
 1 2 , 1 2  
 가 1 2 가 ( 1' ) . ,  
 ( 2 가 )가,

1 , 1 , 8  
 , 20 , 21 , 23 , 25  
 , 27 , 28 , 29 ,  
 30 PC , 31 S , 32 PC , 33  
 , 34 , 35 ,  
 36

1 , (36) , (29), (30), S  
 (31) PC (32), PC (33)  
 가 (34) - ,  
 - (35) , (28)  
 (35) - (interlace - noninterlace) , (28)  
 (28) (DATA) (27) ,  
 (25) (DATA) ,  
 (25) (23) (23) ,  
 (21) , (23) (8)



2 1 ( ),  
 $i_{I1}$   $t_{I1}$  ( 1 ) , 1 2  $i_{I2}$   $t_{I2}$  ( 2 )  
 $t_{I1}$  , 50% (duty) , 2  $i_{I2}$  0mA .  
 1 2  $i_{CONST}$  .

가  $i_{CONST}$  )  $I_{I1}$  2 ( 1 가  
 )  $I_{I2}$   $I_{CONST}$  ( ) , 2 ( 1 가  
 $T$  ,  $I_{CONST}$  ( ) ,  $I_{CONST}'$  ( )  $i_{CONST}$  가  
 ,  $I_{CONST}$  ( )  $I_{CONST}'$  ( )  $I_{I1}$   $I_{I2}$  .  $i_{CONST}$  가

5b ) , 1  $i_{I1}$  , 1  $i_{I1}$   $t_{I1}$  1  $i_{I1}$  . 5a, ( 가  
 ) 5b , 5a ( 가  
 , 4.7Pa) , 가 가 , 가 ( 가  
 , 가 , 가 가 , 가  
 , 가 가 , 가  
 , 가  
 , ( 5b ) .

2 1  $t_{I1}$  ,  $i_{I1}$   $i_{I1}$   
 , 60Hz 16.7ms,  
 120Hz 8.4ms( ) . 1 2 1 2 ( ,  
 : 6mA) , .

- (1) 40 150 200 가
- (2) 60 15 ,  
 200 90% .
- (3) 80 10 , 10  
 80% , , 200 .

2 ( 2 ) 1 , 1  
 , 2  
 , 2 1 2 가 ,  
 2 ( , ) ,  
 . 2 0mA t<sub>1</sub>+ t<sub>1</sub> ( : 50%)  
 , 2 ( 6 ).

(4) ,( )

(5) ,( )

가 ( ) 가 ( ) 가  
 가 가 ( ) 가 ( ) CRT

(4) (5) (duty)  
 가 , (4) (5)  
 가

( 2 )

(4) (5) EIAJ( ) ED - 2522  
 ,가 (380nm 780nm) ( )  
 )  
 50cm

PR704

t<sub>1</sub>+ t<sub>11</sub>

(white)

(1) ( ) ( )  
 ).

(2) ( ) ( )

(3) ( ),

1 (60Hz 16.7ms, 120Hz 8.4ms) ( 16.7ms 8.4ms)  
 , ( )  
 , ( )  
 , 2 1 t<sub>I</sub> 2 t<sub>II</sub> ( 2  
 Vsync )

< 1 >

(3) 3a, 3b 가 0.7mm  
 (3) (2) TFT n , nd 0.41μm (2)  
 90 , nd가 ( 70 , 0.35μm),  
 가

8) (11) (10) 3b 4mm ( ;  
 1 , 2

, 1 10mA, 2 0mA , 50% (8) (8)  
 7a , 7a 60%

3  
 ( 50% ) ( 8) 70 가 , 20%  
 , 50% 200cd/m<sup>2</sup> , 2cd/m<sup>2</sup>

, 2.6mm , 3mm  
 가 , 4mm 가 ( )  
 , ( ) 2.6mm ( ) , (8) 6mA  
 가 ( ) (8) 가 ,

50%

8  
 ( ) , 가 1 ( ) 2  
 ( 9 가  
 9 ) , 가 .  
 10 , , .  
 9 300cd/m<sup>2</sup> , 200 250cd/m<sup>2</sup> 200 299cd  
 /m<sup>2</sup>, 100cd/m<sup>2</sup> 199cd/m<sup>2</sup> .

< 2 >

, CRT 가 , 9 ,  
 ( Vsync ) , .  
 , 가 가 CRT , ( )  
 ) 가 가 , , 가 .  
 , 가 , , 가 가 .  
 , 1 ( ) 2 ( 2 0mA ,  
 ) .

, 가 가 가 , , ,  
 가 가 , ( 11a). ,  
 2 ( ) ,  
 ( 11b).

, 3  
 , ( 11c).



가

가

가

가

가

3mm

가 1mm

가

가

가

13a,

13b

(11)

, 2

(8)

1

13a

1

1

13b

1

2

가

가

14a,

14b

(2)

nd=0.28 $\mu$ m

0

가

가

14a

(10)

14b

(10)

4mm

2

x 2

4

15

1

2

(8)

<

3>

CRT

, CRT

가

, 2

1

(8)

17

20

23

가



1 . 20a, 20b 가

가

(50) 가

가

(25) (50)

BL (50) (LSI) (50) (25) (50) 가 1 2

(50) 1

( )

가 가

( ) 1 21 21 (a)

21 (b)

21 (a)

( 10% 1024 768 786432 21

10% 78643 가 )

(b) (78643 )

OS(Operating System)가 가

가

21 (b) 가

(25) 22

( 23 4 ),

가 (52) (55) (Data) (50) (Data')

1 (Dotck 1 ) 가 4

1 (55) 23 가

가 가 가

(53) 1 p

s 1 pw (25) BL

24 27 (a) 34 Y1 3

가 가 Y1 BL , Y1  
 2 ( ) ( 1 ps 1 , n/4 pw ) ,

가 , 27 (b) 2 Y2가 , 27 (c) 3 Y3 ,  
 27 (d) 4 Y4가 .

25 가 , (21)  
 (8) 4 , (8) 4  
 23 가 , 25 1 ( )  
 ) 2 ( 2 OmA , )  
 (25) 26 .

4 (8) 23 가 4  
 , (8) BL1 BL4  
 (Data') (52) (Data) (50) 가 ,  
 , 1 (Dotck 1 ) , (55) 23  
 4 , 1 가 가 , 가  
 , 가 가 가  
 , (55) , 가  
 , 가

(ps1 ps4) 1 (pw1 pw4) , 1  
 4 (53)가 ps1 ps4 pw1 pw4 (54) (51)가  
 27 . 27 (a) 가 ( BL1 BL4 )  
 가 ( ) BL1 BL4 가  
 ( , Y1 Y1 ) 2 , 1  
 ( ps1 1 pw1 , BL1 가 ,  
 Y2 Y2 ( n , 2n/4  
 ) 2 , ps2 pw2 BL2 , Y3  
 Y3 ( n , 3n/4  
 ) 2 ps3 pw3 BL3 , Y4 Y4  
 ( n n ) 2  
 ps4 pw4 BL4 . 27 (b) 가 Y1 가 ( Y1 )  
 BL1 BL4 . Y1 Y2 Y4 Y1  
 , n/4 , Y1 ) 2 , 1 ( ps1 ps4 1

pw1 pw4 , BL1 BL4 27 (c)  
 가 Y1 Y2 ( Y1, Y2) BL1 BL4 Y1 Y2  
 1, Y2 ( , Y1 Y2 ), Y3, Y4 Y  
 Y1 ( n , n/4  
 ) 2 , ps1 pw1 BL1 Y2  
 Y2 ) 2 , ps2 pw2 BL2 n , 2n/4  
 ) 2 ( n , 5n/8  
 ) 2 , ps3, ps4 pw3, pw4 BL3, BL4 27 (d)  
 가 Y1 Y3 ( Y1, Y3) BL1 BL4 Y1 Y3  
 Y4 Y3 , Y1 Y2 Y1  
 2 ( n n/4 )  
 ps1, ps2 pw1, pw2 BL1, BL2 , Y3, Y4  
 Y3 ( n , 3n/4  
 ) 2 , ps3, ps4 pw3, pw4 BL3, BL4

, 27 , 가  
 19 (pw1 pw4) 1 (ps1 ps4) 1

, 가 , ( ) ,  
 , 1 ( ) 2 ( 2 OmA , )  
 28 , 56 1 (25)  
 ( ) , 57 (56)

53, 57 ,  
 1 ps 1 pw ,  
 54 (51)가 (53)가 ps pw  
 29 BL (25) BL

29 (a) (56) , 가 ( ) BL ,  
 29 (b) 가 BL , 29 (c) 가 ( ) BL  
 , 가 ( ) 가 , 가 ,  
 (57)

가 . 30 . 30 (60)  
 61 ( ) 63 61  
 가 ( )  
 RGB S DV  
 (61)  
 (61) RGB

< 4 >

TFT (試作) 가 8  
 31  
 31 3101 3102 ( , TCON ),  
 3103 3104 ( , FPC ), 31  
 05 ( , FPC ), 3106 ( ,  
 ), 3107 3108

31 , TCON (3102), (3107) (3101)  
 , TCON (3102) . TCON (3102)  
 FPC(3104) FPC(3105) (3101)  
 (3106) (3103) (3107)  
 (3108)

32 TCON  
 32 3201 ( ,  
 ), 3202 ( TTL) LSI1, 3203 FPGA  
 , 3204 FPGA ROM, 3205 FPGA LSI,  
 3206 FPGA( LSI ; 3205) SW, 3207 , 3208  
 , 3209 , 3210 , 3211  
 ) LSI2, 3212 , 3213 (TTL  
 ), 3214 ( ,  
 3215 D/A , 3216 , 3217

LSI (3201)  
 ( TTT) LSI1(3202) TTL  
 FPGA LSI(3205) FPGA FPGA (3203)  
 FPGA ROM(3204) FPGA(3205)  
 LSI(3205) 가 FPGA (320)  
 3) FPGA ROM(3204) ( , LSI ). LS  
 I(3205)가 SW(3206) LSI(3205)  
 (3207) 가 (3207) 가  
 ( ) (3208) 가  
 LSI(3205) 2 1 (3101) (3211)  
 IC LSI(3205) LSI(3205) (3210)  
 (3101) LSI(3205) (3211)  
 V - B (3209) ,  
 LSI(3205) (TTL VR(3212) 2  
 (3214) ) LSI2(3213)  
 LSI(3205) D/A (3215) , D/A (3215) , 1  
 (3216) (3103) , (3217) T  
 CON (3102) , +5V , DC - DC  
 , -4V, +2.5V, +3.3V, +5V, +15V, +20V

33 TCON LSI

33 , 3301 , 3302 ( )  
 TTL LSI1(3202) TTL , 3303  
 LSI(3205) , 3304 (3303)  
 R, G, B , 3305 LSI  
 3306 R, G, B ,  
 3307 (3306) , 3308  
 (3307) 1 , 3309  
 (3308) , 3310 R, G, B (3304),  
 (3309) (3310) , 3311  
 (3311) , 3312 (3207)  
 3313 (3312)  
 , 3314 (3207) ,  
 3315 (3311) (3314)  
 (3311) 3316 (3315)  
 가 FRC , 3317 (3316)  
 3319 (3101) IC (3317) , 3320  
 (3319) , 3321  
 (3319) , 3322  
 (TTL ) LSI2(3213) , 3323

(3309) , 3324  
 (3309) LSI (3305) ,  
 , 3325 (3323) ,  
 , 3326 (3324) ON/OFF , 3327  
 D/A (3215) , 3328 ,  
 (3216) .

3) , (3301) TTL (3302) (330  
 , R, G, B (3304) LSI(3205) (3305)  
 , R, G, B (3304) (3306)  
 (3310) . R, G, B (3304) (3306)  
 (3307) . (3308) , 1  
 (3310) . (3309) (3309)  
 (3323) (3323)  
 . (3325)  
 (3325) D/A (3215) (3327) ,  
 (3216) , ON/OFF (3305)  
 (3324)가 , 1 ON/OFF (3326)  
 (3216) (3216) (3103) .  
 (3327) ON/OFF (3326)  
 R, G, B (3304) (3309)  
 (3310) . (3310) (3309)  
 가 , (V - B )  
 (3311) (3315)  
 (3207) (3313)  
 (3312) (3312) ,  
 (3314) (3315) (3311)  
 (3314) 1 가 (3315)

11) (3316) FRC (3317) (33  
 FRC 가 ( )  
 3318) (3318) (3305)  
 (3319) , (3320) (3321) ,  
 (3210) (3211) (3101) ,  
 (3318) 2 LSI(3205) (TTL  
 ) LSI2(3213) (3322) , 31 가  
 , 2 .

[ 1 ]

SW NO.				
SW 1	1	ON/OFF		1=ON, 0=OFF
	2	ON/OFF		1=ON, 0=OFF
	3	FRC ON/OFF		1=ON, 0=OFF
	4	ON/OFF		0=ON, 1=OFF
SW 2	1	0=50%, 1=60%		
	234	[0]	[1]	[2]
SW 3	123	[0]	[1]	4um Super TFT [3:0]=[0, 1, 1, 0]
	4	[2]	[3]	

1 SW(3206) 33 LSI(3205)  
 (3324) / (3323), (3315), FRC (3317),  
 1 (3324) 1 (3315),  
 LSI(3205)  
 가

[ 2 ]

TTL		LVDS	
R[7:0]	8bit	Y0+/Y0 -	0
G[7:0]	8bit	Y1+/Y1 -	1
B[7:0]	8bit	Y2+/Y2 -	2
DTMG		Y3+/Y3 -	3
VSYNC		CLK+/CLK -	CLK
HSYNC			

2 ( TTL ) LSI1(3202) ( TTL ) LSI2( 3213) LVDS  
 TTL 가 ( TTL ) LSI2(3213) 가 .  
 TTL R, G, B 8 , , . LVDS  
 5  
 34 2  
 34 (Y3+/Y3 - ) (CLK IN) 7  
 IN) 4 (Y0+/Y0 - Y3+/Y3 - ) (CLKIN)  
 , TTL R, G, B 8 , ,  
 63LVDF84" 가 ( TTL ) LSI1(3202) , TI " SN75LVDS84" , Thine " THC  
 75LVDS83" , Thine " THC63LVDF83" 가 ( TTL ) LSI2(3213) , TI " SN

35 (3207) (3312)

16M SD - RAM XGA , 16M SD - RAM 가

R, G, B 8bit 24bit , 512k x 16bit x 2 , 16

- 6 - 5bit 16bit , , 2 , 4 . R, G, B 5

1 , 2 . 1

MRS, ACTV, READ/WRITE

WRITE, PRE ACTV, READ/

WBST/RBST, PALL,

REF 1

가 1

[ 3 ]

CL1	( 1 )
CL2	
STH	
M	
FLM	
CL3	

3 (3320), (3321)

(3320) (FLM) (CL3),

(3321) (1 ) (CL1), (CL2), (ST

H) (M)

[ 4 ]

	tDATA	5	TPIC	
STH	tSTH	5	TPIC	
	tCL1	1040	TPIC	
CL1	tCL1W	80	TPIC	
M	tM	8	TPIC	
FLM	tF	4	TPIC	
	tGD	494,857,767,663	TPIC	1, 4us, 2, 8us, 4, 2us, 5, 8ys

4 36 3

LSI(3205) (CK), (HCLK) (HDTMG)

[ 5 ]

DACLK	D/A
DACSN	D/A
DADATA	D/A

5 (3325) (3325) D/A  
 (DACLK), D/A (DACSN) D/A (DADAT  
 A) D/A , AD5300( ) 가 .

[ 6 ]

D[15] - D[14]	D'ont care	all " 0"
D[13] - D[12]	Mode set	all " 0"
D[11] - D[04]	Set data	
D[03] - D[00]	D'ont care	all " 0"

6 37 AD5300( )  
 . D/A (DADATA) , 2 (D[15] - D[14]) (不定),  
 2 (D[13] - D[12]) , 8 (D[11] - D[04]) , 4 (D[03] -  
 D[00]) , (D[13] - D[12]) " all" , 8 (D[11] - D  
 [04]) 33 (3309) (3323)  
 (3325) .

, 31 37 1 6 ,  
 LSI, , LSI, D/A .  
 , LSI(205)

38 (3306)

38 , R, G, B (Y) 1 .

1

$$\text{회도데이터}(Y) = 0.299 \times R(\text{적}) + 0.587 \times G(\text{녹}) + 0.144 \times B(\text{청})$$

, R, G, B가 8 가 , 가 , 38  
 1 1 2 5 ( , n , 2 n ) , G  
 1 4 , B 3 ,  
 1 가 .

2

$$\text{휘도데이터}(Y)=0.281 \times R(\text{적})+0.563 \times G(\text{녹})+0.125 \times B(\text{청})$$

39 (3908) .

39 3901 1 3903 3  
902 가

(3902)  
3904 가 1 ,

3905 , 2 2 3906 ,가  
n 3907 ,1 가가  
1 3908 , 2

2 3909 , 가 n  
3910 , 1 (3904) m m  
3911 , 2 (3905) 2\*m 2\*m 39

12 , n (3906) n\*m n\*m 3913 ,  
가 가 3914 , 가 (3913) n\*m  
n\*m 3915 , (3914)

(3901) 1 (3902)  
256 (8 ) , 8  
(3903) 가

(3902) 256 , 가 8 32  
가

(3903) 1 (3904), 2  
(3905) n (3906) ,  
(3901) , 1 (3907), 2 (3908) n  
(3909) 1

(3904), 2 (3905) n (3906) ,m  
(3910), 2\*m (3911), n\*m (3912) , 가 (3913) 가 ,  
n\*m (3914) (3901)  
(3915) m  
32가 , (3910 - 3912) 가 (3913) 16  
(3914) n\*m=8\*32=256 , 8 (

8 )

40 39  
40 39 256 (8 ) , 8  
XGA(1024 x 768 )

40 , (901) (inVsync) (inDtmg) ,  
 (inDtmg)가 , 1  
 (inVsync) 8 (elemCntr00 elemCntr07), 8 (elemCntr) 8  
 가 1 (inVsync)  
 (hist00 - hist07). 가 1  
 가 . XGA 1024 × 768 = 786432 가 . , 20  
 가 .

41 39, 40

41 ,

42 , 40 256 (8 ), 8 가  
 , 256 (8 ), 20 , 8  
 8 , 4 32 .

42 , (elemCntr) , 20 ,  
 20 (elemCntr00 elemCntr19). , 8 8  
 5 가 (elemCntr00 elemCntr07, elemCntr12  
 elemCntr19). 4 8 3  
 가 (elemCntr08 elemCntr11). , 40 8 가  
 . , 1 (inVsync) (hist00 - hist19).  
 , 가 , 가 1 가  
 , XGA 가 , 1024 × 768 = 786432 가 . 20  
 가

43 42

43 , 41 8 , 41 8 가

44 40 42 8  
 (3310)

44 , 9 ,  
 , 8 , 3

3

출력계조데이터 = (rkinji(n) - rkinji(n-1)) × M/32  
 rkinji(n) : 상위측절선포인트설정치  
 rkinji(n-1) : 하위측절선포인트설정치  
 M : 입력계조데이터하위5비트



5

출력계조데이터=(rkinji(n)-rkinji(n-1))× M/32  
 rkinji(n):상위측절선포인트설정치  
 rkinji(n-1):하위측절선포인트설정치  
 M:입력계조데이터하위5비트

hist19) , 43 , 2 ( hist00,  
 hist17 hist04가 n , 가  
 (rkinji17 - rkinji20) " 255 " (rkinji00 - rkinji04) " 0 " 가 , 가  
 n 가 , 4 가  
 n 가 , 가  
 2 , 1 , 44 가  
 m , ( 가 , ) 가 ,  
 32 (rkinji09 - rkinji12) . 46 1 . 46  
 , 2 , 32 (rkinji09 - rkinji12)  
 , 8 [ 46 (rkinji04 - rkinji17)].  
 , 46 44  
 47 46 20  
 (3310)  
 3 4701 1-8 . 1 4702 1(4701)  
 4703 , ,  
 4704 , , ,  
 4705 , 3 (17  
 03) , , 3-1 . 4706 , 3  
 , , (4704)  
 3-1 . 4707 , 3-1 (4705)  
 , 3-1 (4706) 4708 , (4  
 707) 1(4701) 2 6(4711 4714)

(4708) 2 4709 2  
 4709) 가 가 3-1 2-1 4710 2-1 ( 7 9(4716 4718)

47 45 가 46  
 (4704) (4703)  
 (rkinji00 rkinji20)  
 (ridata[7:0])가  
 (rodata[7:0])  
 (ridata[7:0]) (rodata[7:0]) 10  
 가

33 (3325) ON/OFF (3326)

48 (3103) 0V 3.3V 가  
 가  
 ON/OFF  
 (3323)  
 (3325) 5, 6 37 D/A (3215)  
 , D/A (3215) (3327) 48

49 (3323) (3324)

49 가 (3308) 가

1

(3327)

(3327)

49 가 1  
 49 1  
 " a" , 1 ON  
 " b : a" 가 , 1 ON " b" 1  
 (3303) (3305) 33 (3324)  
 ON/OFF

49

가

가 ( )

50 49 , 41 8 , 6 50 XGA(1024 x 768) , 1

6

1프레임총화소수=1024도트× 768라인  
=786432=C0000h

8 16 " C0h" , 10 " 192" 가 , 50 8 , 8  
24 가 50 , e, f, g, h  
(128 - 159, 160 - 191, 192 - 223, 224 - 255 ) 가 , 48, 40, 32, 24

51 50

51 50 85%  
40 (1 60Hz , 0.67 )  
가 , 1

50, 51 49

52 49 (3323) (3324)

49 (3323)  
(3324)  
(3323) (3324)  
23) 48 (3103) (33) 가 100%  
가 (3324)  
, 1 ON  
" 52 가 "

52

" a" , 1 , ON " b" , 1  
 " b : a" 가 , ON/OFF ,

53 49, 52 (3323) (3324)

53 , 52 , 53  
 (3324) , 1  
 ON ,  
 가 , 1 " a" , 1 ON 52 " b"  
 " b : a" 가 , ON/OFF

54 49, 52, 53 (3323) (3324)

52, 53 , 54 , (3324)  
 , 1 ON  
 1 " a" , 1 ON 52, 53 " b" 가 ,  
 " b : a" 가 , ON/OFF

55 49, 52, 53, 54 (3323) (3324)

가 가 , 49  
 ON OFF , 52 54  
 1 ON 가

55 , , ,  
 49 가 , 1  
 ON , 55 1 " a" , 1  
 ON " b" " b : a" 가 ,

가

가

가 가

(57)

1.

1 2 가 1

2.

1 1 2 가 1 가 , 50%

3.

1 ,

2 0 .

4.

1 ,  
,

1 ,

, 1  
.

5.

4 ,

,

6.

5 ,

7.

1 ,  
,

1 2

8.

1 2 ,

1 2 .

9.

8 ,

,  
1 ,

, ,  
, 가  
,  
1 2

10.

8 ,  
, , 가 가  
2 1

11.

8 ,  
2 0 .

12.

, ,  
, ,  
, , 1

13.

12 ,  
가 .

14.

,

,

,

,

1

,

,

.

15.

14

,

,

(duty)

.

16.

14

,

,

.

17.

14


,

,


,

.


1




2




3a




3b




4a




4b




5a




5b




6




7a




7b







9




10




11a




11b




11c




12




13a




13b




14a




14b




15




16




17




18




19




20a




20b




21a




21b




22




23




24




25




26







28




29




30





31














36




37




38




39




40




41




42




43













48



49




50

$a+b+c+d+e+f+g+h=192$  포인트


영상 판정 조건


판정 조건 1: 밝은 영상(고 계조 분포 영역 다수)  
 $e > 48$ 포인트 or  $f > 40$ 포인트 or  $g > 32$ 포인트 or  $h > 24$ 포인트


판정 조건 2: 어두운 영상(저 계조 분포 영역 다수)  
 상기 판정 조건 1(고 계조 분포 영역 다수)이외





51











专利名称(译)	液晶显示器		
公开(公告)号	<a href="#">KR1020020020180A</a>	公开(公告)日	2002-03-14
申请号	KR1020010038337	申请日	2001-06-29
[标]申请(专利权)人(译)	日立HITACHI SEISAKUSHODBA HITACHI视频与信息SYST		
申请(专利权)人(译)	株式会社日立制作所 可否怎么这地.汤赵号系统.		
当前申请(专利权)人(译)	株式会社日立制作所 可否怎么这地.汤赵号系统.		
[标]发明人	NITSUTA HIROYUKI 니쯔다히로유키 MAEDA TAKESHI 마에다다께시 KAWABE KAZUYOSHI 가와베가즈요시 HIRAKATA JUNICHI 히라카따준이찌		
发明人	니쯔다히로유키 마에다다께시 가와베가즈요시 히라카따준이찌		
IPC分类号	G09G3/36 G02F1/133 G09G3/34 G09F9/00 G09G3/20 G02F1/1335 G02F1/13357		
CPC分类号	G02F1/133604 G09G2360/16 G09G2320/103 G09G2340/16 G09G2320/0252 G09G2320/0257 G09G3/2011 G09G3/2077 G02F2001/133612 G09G2310/08 G09G2310/024 G09G2320/062 G09G3/2018 G09G2320/064 G09G2320/0673 G09G3/342 G09G2320/0261 G09G3/3648 G09G2320/0633		
代理人(译)	CHANG, SOO KIL		
优先权	2000278672 2000-09-08 JP 2000379779 2000-12-08 JP		
其他公开文献	KR100444916B1		
外部链接	<a href="#">Espacenet</a>		

#### 摘要(译)

本发明还涉及灰度特征控制电路的相似性，第一持续时间和第二时间段根据标签控制，控制电路具有重复循环的技能，包括提供多个电流的第二时间段。像素具有与第一持续时间不同的第二强度，并且第一刚度向光源提供光源的光源控制电路实现的电流，以及图像信号的灰度特征控制电路和控制该电路的控制电路包括的光源具有在布置的面板上显示的图像的第一刚度，以及这些多个像素到光源的像素。并且可以获得根据标签总是优异的对比度。液晶面板，光产生单元，发光亮度，控制电路，冷阴极肝。

