

US007538849B2

(12) United States Patent

Yamazaki et al.

(10) Patent No.: US 7,538,849 B2

(45) **Date of Patent:** May 26, 2009

(54) ACTIVE MATRIX DISPLAY AND FORMING METHOD THEREOF

(75) Inventors: Shunpei Yamazaki, Tokyo (JP); Jun Koyama, Kanagawa (JP); Yuji Kawasaki, Kanagawa (JP); Toshimitsu Konuma, Kanagawa (JP); Satoshi Teramoto, Kanagawa (JP); Yoshiharu

Hirakata, Kanagawa (JP)

(73) Assignee: Semiconductor Energy Laboratory

Co., Ltd., Atsugi-shi, Kanagawa-ken

(JP)

(*) Notice: Subject to any disclaimer, the term of this

patent is extended or adjusted under 35

U.S.C. 154(b) by 57 days.

(21) Appl. No.: 10/754,702

(22) Filed: Jan. 12, 2004

(65) **Prior Publication Data**

US 2004/0141139 A1 Jul. 22, 2004

Related U.S. Application Data

(60) Division of application No. 10/037,103, filed on Dec. 31, 2001, now Pat. No. 6,703,643, which is a division of application No. 09/287,551, filed on Apr. 5, 1999, now Pat. No. 6,355,942, which is a continuation of application No. 08/601,956, filed on Feb. 15, 1996, now Pat. No. 6,011,607.

(30) Foreign Application Priority Data

Feb. 15, 1995	(JP)	 7-050527
Mar. 20, 1995	(JP)	 7-087369
Dec. 20, 1995	(JP)	 7-349669

(51) **Int. Cl. G02F 1/1339** (2006.01)

(52) **U.S. Cl.** **349/153**; 349/151

See application file for complete search history.

(56) References Cited

U.S. PATENT DOCUMENTS

3,954,325 A	5/1976	Borden		
4,394,067 A	7/1983	Spruijt et al.		
4,494,825 A	1/1985	Sasaki et al.		
4,608,994 A	* 9/1986	Ozawa et al 600/483		
4,743,122 A	* 5/1988	Yamano et al 374/208		
4,782,340 A	11/1988	Czubatyj et al.		
4,826,297 A	5/1989	Kubo et al.		
5,076,667 A	12/1991	Stewart et al.		
5,095,304 A	3/1992	Young		
5,148,301 A	* 9/1992	Sawatsubashi et al 349/153		
(Continued)				

FOREIGN PATENT DOCUMENTS

EP 0 025 250 3/1981


(Continued)

Primary Examiner—David Nelms Assistant Examiner—Lucy P Chien (74) Attorney, Agent, or Firm—Fish & Richardson P.C.

(57) ABSTRACT


An active matrix liquid crystal display having improved reliability. Pixel regions and a peripheral driver circuit are integrally packed on the display. TFTs forming the peripheral driver circuit are located inside a sealing material layer on the side of a liquid crystal material, thus protecting the peripheral driver circuit from external moisture and contaminants. This enhances the long-term reliability of the peripheral driver circuit. Pixel TFTs are arranged in pixel regions. The leads going from the TFTs forming the peripheral driver circuit to the pixel TFTs are shortened. This results in a reduction in the resistance. As a result, the display characteristics are improved.


26 Claims, 15 Drawing Sheets




US 7,538,849 B2 Page 2

5,15,689 A 9/1992 Sabuto et al. JP 62-66678 4/1987 5,155,612 A 10/1992 Adachi et al. JP 62-150888 7/1987 5,155,612 A 10/1992 Adachi et al. JP 62-251723 11/1987 5,347,154 A 9/1994 Takahashi et al. JP 64-48024 2/1989 5,517,344 A 4/1996 Yoshida et al. JP 64-48024 2/1989 5,504,348 A 4/1996 Yoshida et al. JP 61-48024 2/1989 5,604,27 A 10/1996 Yoshida et al. JP 01-42230 (1989) 5,606,194 A 2/1997 Lebrun et al. JP 02-42230 (1999) 5,607,187 A 3/1997 Hinata et al. JP 03-12636 (1991) 5,607,187 A 6/1997 Takasu et al. JP 03-12636 (1991) 5,607,194 A 11/1997 Hoshi et al. JP 03-110486 (10)991 5,767,485 A 4/1998 Vue t al. JP 04-1030 (1992) 5,787,487 A 4/1999 Vue al. JP 04-1060 (1992) 5,884,664 A 12/1998 Mouse et al. JP 04-116624 (1992) 5,887,664 A 12/1998 Vamacaki et al. JP <th>U</th> <th>I.S. PATENT</th> <th>DOCUMENTS</th> <th>JР</th> <th>61-177481</th> <th>8/1986</th>	U	I.S. PATENT	DOCUMENTS	JР	61-177481	8/1986
5.155.612 A 10/1992 Adachi et al. P 62.25/723 11/1987 5.347.14 A 9 9194 Takahashi et al. 257/347 P 64-048024 2/1989 5.504.348 A 4/1996 Voshida et al. P 64-048024 2/1989 5.504.348 A 4/1996 Voshida et al. P 64-048024 2/1989 5.503.427 A 10/1996 Vindasaka et al. P 02-242230 2/1990 5.608.232 A 2/1997 Vamezaki et al. P 02-242230 9/1990 5.608.232 A 3/1997 Vamezaki et al. P 03-12635 1/1991 5.637.87 A 6/1997 Takasu et al. P 03-12636 1/1991 5.637.87 A 6/1997 Takasu et al. P 03-12636 1/1991 5.637.87 A 6/1997 Takasu et al. P 03-12064 5/1991 5.591.674 A 1/1997 Hoshi et al. P 03-110486 10/1991 5.591.757.44 S/1998 Vi et al. P 04-101316 1/1992 5.757.44 S/1998 Vi et al. P 04-101316 1/1992 5.757.44 S/1998 Vi et al. P 04-101316 1/1992 5.879.977 A 3/1999 Vamezaki et al. P 04-101316 1/1992 5.893.47 A 1/1998 Vi et al. P 4-110624 4/1992 5.893.77 A 4/1999 Vamezaki et al. P 4-110625 4/1992 5.895.67 A 4/1999 Vamezaki et al. P 4-110625 4/1992 5.895.67 A 4/1999 Vamezaki et al. P 4-110625 4/1992 5.895.67 A 4/1999 Vamezaki et al. P 4-192446 7/1992 5.956.57 A 4/1999 Vamezaki et al. P 4-355210 1/1992 6.016.05.05 A 4/2000 Vamezaki et al. P 4-355210 1/1992 6.067.05.6 A 2/1990 Vamezaki et al. P 4-355220 1/1992 6.067.05.6 A 2/2000 Vamezaki et al. P 4-355220 1/1992 6.067.05.6 A 2/2000 Vamezaki et al. P 5-12355 1/1993 6.288.76 B 9/2001 Vamezaki et al. P 5-12355 1/1993 6.288.76 B 9/2001 Vamezaki et al. P 5-12355 1/1993 6.288.76 B 9/2001 Vamezaki et al. P 5-12355 1/1993 6.288.76 B 9/2001 Vamezaki et al. P 5-12355 1/1992 1/1992 1/1992 1/1992 1/1992 1/1992 1/1992 1/1992 1/1992 1/1992 1/1992 1/1992 1/1992 1/1992 1/1992 1/1992 1/1				JP		
5.347,154 A	· · · · · · · · · · · · · · · · · · ·			JP	62-150858	7/1987
5.504,348 A 41996 Yoshida et al. P 64,49022 21,989 5.573,434 A 51996 Hu et al. P 01-68723 31,989 5.563,427 A 10,1996 Yudasaka et al. P 02,4220 21,990 5.608,232 A 31,997 Yamazaki et al. P 03,12636 17,991 5.608,232 A 31,997 Takasu et al. P 03,12636 17,991 5.637,187 A 61,997 Takasu et al. P 03,12636 17,991 5.637,187 A 61,997 Takasu et al. P 03,12636 17,991 5.637,187 A 61,997 Takasu et al. P 03,12636 17,991 5.637,187 A 61,997 Takasu et al. P 03,12636 17,991 5.637,597 A 17,997 Hoshi et al. P 03,110486 10,1991 5.537,504,55 A 17,997 Hoshi et al. P 04,013116 17,992 5.757,445 A 51,998 Vateal. P 04,013116 17,992 5.854,664 A 12,1998 Roue et al. P 04,013116 17,992 5.879,377 A 31,999 Zhang et al. P 41,16625 47,1992 5.879,377 A 31,999 Zhang et al. P 41,16625 47,1992 5.879,377 A 41,999 Zhang et al. P 41,16625 47,1992 5.879,377 A 41,999 Yamazaki et al. P 41,92446 77,1992 5.956,579 97,1999 Yamazaki et al. P 43,52131 12,1992 5.956,579 97,1999 Yamazaki et al. P 43,52131 12,1992 6.055,034 A 42,000 Zhang et al. P 43,52131 12,1992 6.055,034 A 42,000 Zhang et al. P 43,62921 12,1992 6.055,034 A 42,000 Zhang et al. P 51,18515 51,1993 6.246,454 B 6,200 Takasu et al. P 51,18515 51,1993 6.246,454 B 6,200 Takasu et al. P 51,18515 51,1993 6.246,454 B 6,200 Takasu et al. P 51,18602 6.1993 6.246,454 B 6,200 Takasu et al. P 51,18602 6.1993 6.246,454 B 6,200 Takasu et al. P 60,616,6578 7.1994 6.246,454 B 6,200 Takasu et al. P 60,616,658 7.1994 6.246,454 B 6,200 Takasu et al. P 60,616,658 7.1994 6.246,454 B 6,200 Takasu et al. P 60,616,658 7.1994 6.246,454 B 6,200 Takasu et al. P 60,616,658 7.1994 7.9904 7.9904 7.9904					62-251723	11/1987
5.517.344 A 5/1996 Hu et al. JP 01-68725 3/1989 5.563.427 A 10/1996 Yudasaka et al. JP 02-42420 2/1990 5.608.232 A 3/1997 Hinata et al. JP 03-12635 1/1991 5.610.742 A 3/1997 Hinata et al. JP 03-12636 1/1991 5.637.187 A 6/1997 Hinata et al. JP 03-126014 5/1991 5.639.088 A 6/1997 Vanazaki et al. JP 03-110486 10/1991 5.631,794 A 1/1997 Hoshi et al. JP 04-46030 1/1992 5.591,794 A 1/1997 Hoshi et al. JP 04-46030 1/1992 5.591,794 A 1/1997 Hoshi et al. JP 04-16620 1/1991 5.591,794 A 1/1997 Hoshi et al. JP 04-116624 1/1992 5.882,929 A 1/1999 Koyama et al. JP 4					64-048024	2/1989
S.563,427 A 10/1996 Volcaska et al. P 02-42420 2/1990 S.606,194 A 2/1997 Lebrun et al. P 02-24220 9/1990 S.608,232 A 3/1997 Yamazaki et al. P 03-12636 1/1991 S.603,1587 A 6/1997 Takasu et al. P 03-12636 1/1991 S.637,1587 A 6/1997 Takasu et al. P 03-12636 1/1991 S.637,587 A 6/1997 Takasu et al. P 03-110486 10/1991 S.691,794 A 11/1997 Hoshi et al. P 03-110486 10/1991 S.591,744,824 A 4/1998 Vousai et al. P 03-110486 10/1991 S.7573,744 S 5/1998 Vousai et al. P 04-10311 1/1992 S.7573,744 A 5/1998 Vousai et al. P 04-10311 1/1992 S.7573,744 A 5/1998 Vousai et al. P 04-10311 1/1992 S.7573,744 A 5/1998 Vousai et al. P 04-10311 1/1992 S.7573,744 A 5/1998 Vousai et al. P 04-10311 1/1992 S.7573,744 A 5/1998 Vousai et al. P 4-116625 4/1992 S.7573,745 A 3/1999 Vousai et al. P 4-116624 4/1992 S.7573,747 A 4/1999 Vousai et al. P 4-116624 4/1992 S.7573,747 A 4/1999 Vousai et al. P 04-24724 4/1992 S.7573,747 A 4/1999 Vousai et al. P 04-24724 4/1992 S.7573,747 A 4/1999 Vousai et al. P 04-24724 4/1992 S.7573,747 A 4/1999 Vousai et al. P 04-06630 10/1992 S.7575,79 A 9/1999 Vousai et al. P 04-06630 10/1992 S.7575,79 A 9/1999 Vousai et al. P 4-355720 12/1992 G.057.05 A 4/2000 Takasu et al. P 4-355720 12/1992 G.057.05 A 6/2000 Takasu et al. P 5-158015 G.1933 G.246,345 B 6/2001 Takasu et al. P S.158015 G.1933 G.246,345 B 6/2001 Takasu et al. P S.158015 G.1933 G.246,345 B 6/2001 Takasu et al. P S.158015 G.1933 G.246,345 B 6/2001 Takasu et al. P S.158015 G.1933 G.246,345 B 6/2002 Takasu et al. P S.158015 G.1933 G.246,345 B 6/2002 Takasu et al. P S.158015 G.1933 G.246,345 B 6/2002 Takasu et al. P G.258660 G.1933 G.246,345 B 6/2002 T					64-49022	2/1989
5.606.194 A 2/1997 Lehrun et al. JP 02-242230 9/1990 5.608.232 A 3/1997 Yamazaki et al. JP 03-12635 1/1991 5.610.742 A 3/1997 Hinata et al. JP 03-12636 1/1991 5.637.187 A 6/1997 Hasu et al. JP 03-126014 5/1991 5.639.698 A 6/1997 Yamazaki et al. JP 03-110486 1/1991 5.631.698 A 6/1997 Yamazaki et al. JP 03-110486 1/1991 5.744.82 A 4/1998 Kousai et al. JP 04-103116 1/1992 5.757.445 A 5/1998 Vue tal. JP 04-116624 4/1992 5.854.664 A 12/1998 Inoue et al. JP 4-116625 4/1992 5.879.977 A 3/1999 Zhana et al. JP 4-179245 6/1992 5.887.347 A 4/1999 Yamazaki et al. JP 4-179245 6/1992 5.936.698 A 8/1999 Yamazaki et al. JP 4-152213 12/1992 6.011.607 A 1/2000 Yama et al. JP 4-355213 12/1992	, ,					
S.608,232 A 3/1997 Manzaki et al. JP 03-12635 J/1991						
5.610.742 A 3/1997 Tilatat et al. IP 03-12636 1/1991 5.637,187 A 6/1997 Takasu et al. IP 03-126014 5/1991 5.630,698 A 6/1997 Yamazaki et al. IP 03-110486 1/1991 5.630,794 A 1/1998 Kousai et al. IP 04-6030 1/1992 5.757,445 A 5/1998 Kousai et al. IP 04-103116 1/1992 5.854,664 A 12/1998 Inoue et al. IP 04-116624 4/1992 5.879,977 A 3/1999 Komara et al. IP 4-179245 6/1992 5.887,347 A 4/1999 Komara et al. IP 4-179245 6/1992 5.887,347 A 4/1999 Yamazaki et al. IP 4-179245 6/1992 5.897,347 A 1/2999 Yamazaki et al. IP 4-182213 12/1992 6.911,607 A 1/2000 Yamazaki et al. IP						
5.637,187 A 61997 Tamazaki et al. JP 03-126014 (1991) 5,126014 (1991) 5.639,698 A 61997 Yamazaki et al. JP 03-110486 (19199) 1,11997 (1991) 5.637,187 A A 111997 Hoshi et al. JP 04-6030 (11992) 5.757,448,24 A 4/1998 Kousai et al. JP 04-613116 (1992) 5.757,348,55 A 6/1998 Vu et al. JP 04-116624 (1992) 5.875,46,855 A 6/1998 Makase et al. JP 04-116624 (4/1992) 5.879,77 A 3/1999 Zhang et al. JP 4-116625 (4/1992) 5.889,291 A 3/1999 Yamazaki et al. JP 4-179245 (7/1992) 5.893,373 A 4/1999 Yamazaki et al. JP 4-192446 (7/1992) 5.936,698 A 8/1999 Yamazaki et al. JP 4-352131 (1/1992) 5.956,579 A 9/1999 Yamazaki et al. JP 4-352131 (1/1992) 6.011,607 A 1/2000 Yamazaki et al. JP 4-362921 (1/1992) 6.055,034 A 4/2000 Yamazaki et al. JP 4-362921 (1/1992) 6.067,056 A 6/2000 Takasu et al. JP 5-13555 (1/1992)						
5.639.698 A 6/1997 A 1/1997 Hoshi et al. JP 03-110486 11/1991 1/991 1/991 1/991 1/991 1/991 1/991 1/992 1/991 1/992 1/991 1/992 1/991 1/992 1/9						
5.691,794 A 11/1997 Hoshi et al. JP 03-110486 11/1991 5.744,824 A 4/1998 Kousai et al. JP 04-6030 1/1992 5.757,445 A 5/1998 Vu et al. JP 04-013116 1/1992 5.875,608,55 A 6/1998 Nakase et al. JP 04-116624 4/1992 5.879,977 A 3/1999 Khasase et al. JP 4-116625 4/1992 5.879,977 A 3/1999 Yamazaki et al. JP 4-102446 7/1992 5.879,374 A 4/1999 Yamazaki et al. JP 4-102406 7/1992 5.936,698 A 8/1999 Yamazaki et al. JP 4-352131 12/1992 6.057,033 A 1/2000 Yamazaki et al. JP 4-362921 12/1992 6.057,053 A 6/200 Takasu et al. JP 4-362921 12/1992 6.057,056 A 6/200 Takasu et al. JP						
5,744,824 A 4/1998 Vu et al. JP 04-6030 1/1992						
5,757,445 A 5/1998 Vu et al. JP 04-013116 1/1992 5,760,855 A 6/1998 Nakase et al. JP 04-116624 4/1992 5,884,664 A 12/1998 Inoue et al. JP 04-116624 4/1992 5,887,9077 A 3/1999 Zhang et al. JP 4-179245 6/1992 5,887,347 A 4/1999 Yamazaki et al. JP 4-192446 7/1992 5,936,698 A 8/1999 Koyama JP 04-046030 10/1992 5,936,698 A 8/1999 Koyama JP 04-06030 10/1992 5,936,698 A 8/1999 Yamazaki et al. JP 4-352131 12/1992 6,011,607 A 1/2000 Vamazaki et al. JP 4-352131 12/1992 6,067,062 A 5/2000 Takasu et al. JP 4-352921 12/1992 6,072,556 A 6/2000 Hirakata et al. JP 5-027258 21/1993 6,163,357 A 1/2000 Nakamura JP 5-158025 21/1993 6,288,764 Bl 9/2001 Zhang et al. JP 5-158025 6/1993 6,304,243 Bl 1/2001 Konde et al. JP 6-13580 5/1993 6,441,399 Bl 8/2002 Koyama et al. JP						
5,760,855 A 6/1998 Nakase et al. JP 04-116624 4/1992 5,884,664 A 12/1998 Inoue et al. JP 4-116625 4/1992 5,889,971 A 3/1999 Koyama et al. JP 4-179246 7/1992 5,897,347 A 4/1999 Yamazaki et al. JP 04-242724 8/1992 5,936,679 A 9/1999 Koyama JP 04-200630 10/1992 6,011,607 A 1/2000 Vamazaki et al. JP 4-352131 12/1992 6,055,034 A 1/2000 Zhang et al. JP 4-362924 12/1992 6,067,062 A 5/2000 Takasu et al. JP 4-362924 12/1992 6,072,556 A 6/2000 Hirakate et al. JP 5-135555 5/1993 6,246,454 BI 6/2001 Koyama et al. JP 5-158015 6/1993 6,288,764 BI 9/2001 Zhang et al. JP 5-158015						
5,8\$4,664 A 12/1998 Inoue et al. JP 4-116625 4/1992 5,879,977 A 3/1999 Koyama et al. JP 4-179245 6/1992 5,889,291 A 3/1999 Koyama et al. JP 4-192446 7/1992 5,936,698 A 4/1999 Koyama JP 04-046030 10/1992 5,936,698 A 4/1999 Vamazaki et al. JP 04-046030 10/1992 5,956,579 A 1/2000 Vamazaki et al. JP 4-352311 12/1992 6,057,063 A 1/2000 Zhang et al. JP 4-362921 12/1992 6,067,062 A 5/200 Takasu et al. JP 4-362921 12/1992 6,072,556 A 6/200 Hirakata et al. JP 5-115855 5/1993 6,246,454 Bl 6/2001 Koyama et al. JP 5-158012 6/1993 6,304,243 Bl 10/200 Koyama et al. JP <						
5,879,977 A 3/1999 Zhang et al. JP 4-179245 6/1992 5,889,291 A 3/1999 Koyama et al. JP 4-192446 7/1992 5,893,6698 A 8/1999 Koyama JP 04-006030 10/1992 5,936,679 A 9/1999 Yamazaki et al. JP 4-352131 12/1992 6,011,607 A 1/2000 Yamazaki et al. JP 4-352720 12/1992 6,055,034 A 4/2000 Zhang et al. JP 4-362921 12/1992 6,072,055 A 5/2000 Takasu et al. JP 5-027258 21/1992 6,072,255 A 6/2000 Hirakata et al. JP 5-113555 5/1993 6,163,357 A 12/2000 Nakamura JP 5-115555 5/1993 6,288,764 B1 9/2001 Zhang et al. JP 05-158012 6/1993 6,304,243 B1 1/2001 Koyama et al. JP 05-210369 8/1993 7,023,518 B1 4/2006 Koyama et a						
5,889,291 A 3/1999 Koyama et al. JP 4-192446 7/1992 5,897,347 A 4/1999 Yamazaki et al. JP 04-242724 8/1992 5,936,698 A 8/1999 Koyama JP 04-060630 10/1992 5,956,579 A 9/1999 Yamazaki et al. JP 4-352131 12/1992 6,057,062 A 1/2000 Yamazaki et al. JP 4-355720 12/1992 6,067,062 A 5/2000 Takasu et al. JP 04-362924 12/1992 6,072,556 A 6/2000 Hirakata et al. JP 5-158015 6/1993 6,163,357 A 1/2000 Nakamura JP 5-158015 6/1993 6,246,454 B1 6/2001 Koyama et al. JP 05-18802 6/1993 6,304,243 B1 10/2001 Kondo et al. JP 05-18802 6/1993 7,023,518 B1 4/2006 Koyama et al. JP	, ,					
5,897,347 A 4/1999 Yamazaki et al. JP 04-242724 8/1992 5,936,698 A 8/1999 Koyama JP 04-006030 10/1992 5,936,698 A 8/1999 Yamazaki et al. JP 4-355720 12/1992 6,011,607 A 1/2000 Yamazaki et al. JP 4-355720 12/1992 6,055,034 A 4/2000 Zhasu et al. JP 4-362921 12/1992 6,072,556 A 6/2000 Takasu et al. JP 5-027258 2/1993 6,163,357 A 12/2000 Nakamura JP 5-118555 5/1993 6,288,764 Bl 9/2001 Kondo et al. JP 5-188022 6/1993 6,341,399 Bl 8/2002 Koyama et al. JP 5-210369 8/1993 7,023,518 Bl 4/2006 Koyama et al. JP 6-118404 4/1994 2002/0195634 A1 12/2002 Koyama et al. JP						
5,936,698 A 8/1999 Koyama JP 04-066330 10/1992 5,956,579 A 9/1999 Yamazaki et al. JP 4-352131 12/1992 6,015,034 A 1/2000 Zhang et al. JP 4-352131 12/1992 6,075,052 A 5/2000 Takasu et al. JP 04-362924 12/1992 6,075,055 A 6/2000 Tikakat et al. JP 5-027258 2/1993 6,163,357 A 12/2000 Nakamura JP 5-113555 5/1993 6,288,764 BI 6/2001 Koyama et al. JP 5-158022 6/1993 6,304,243 BI 10/2001 Kondo et al. JP 05-158022 6/1993 7,023,518 BI 4/2006 Koyama et al. JP 05-18802 6/1993 7,0246,312 B2 5/2006 Koyama et al. JP 06-118404 4/1994 2002/0195634 A1 12/2002 Koyama et al. JP						
5,956,579 A 9/1999 Yamazaki et al. JP 4-352131 12/1992 6,011,607 A 1/2000 Yamazaki et al. JP 4-352720 12/1992 6,057,050 A 4/2000 Zhang et al. JP 4-362921 12/1992 6,067,052 A 5/2000 Takasu et al. JP 6-363292 12/1992 6,072,556 A 6/2000 Hirakata et al. JP 5-027258 2/1993 6,163,357 A 12/2000 Nakamura JP 5-113555 5/1993 6,284,764 Bl 9/2001 Zhang et al. JP 5-158015 6/1993 6,304,243 Bl 10/2001 Kondo et al. JP 5-233511 9/1993 6,441,399 Bl 8/2002 Koyama et al. JP 5-233511 9/1993 7,046,312 B2 5/2006 Koyama et al. JP 6-138484 5/1994 402/1976 2026 997 7/1987 JP 6-186578	, , , , , , , , , , , , , , , , , , ,					
6,011,607 A 1/2000 Yamazaki et al. JP 4-355720 12/1992 6,055,034 A 4/2000 Zhang et al. JP 4-362921 12/1992 6,067,062 A 5/2000 Takasu et al. JP 04-362924 12/1992 6,072,556 A 6/2000 Hirakata et al. JP 04-362924 12/1992 6,163,357 A 12/2000 Nakamura JP 5-113555 5/1993 6,264,645 B1 6/2001 Koyama et al. JP 5-158015 6/1993 6,288,764 B1 9/2001 Zhang et al. JP 5-158015 6/1993 6,288,764 B1 9/2001 Zhang et al. JP 05-158022 6/1993 6,304,243 B1 10/2001 Kondo et al. JP 05-210369 8/1993 6,441,399 B1 8/2002 Koyama et al. JP 05-210369 8/1993 7,023,518 B1 4/2006 Koyama et al. JP 06-016045 3/1994 7,046,312 B2 5/2006 Koyama et al. JP 06-016045 3/1994 2002/0195634 A1 12/2002 Koyama et al. JP 06-118404 4/1994 2002/0195634 A1 12/2002 Koyama et al. JP 06-118404 4/1994 PO 06-2160 7/1994 PO 06-2160 7/1994 PO 06-2160 7/1994 PO 06-2160 7/1994 PO 06-226907 PO 06-230350 8/1994 PO 06-244104 9/1994 PO 06-230350 8/1994 PO 06-244104 9/1994 PO 06-258660 9/1994 PO 06-			•			
6,055,034 A 4/2000 Zhang et al. JP 4-362921 12/1992 6,072,056 A 6/2000 Takasu et al. JP 04-362924 12/1992 6,072,056 A 6/2000 Hirakata et al. JP 5-027258 2/1993 6,163,357 A 12/2000 Nakamura JP 5-027258 2/1993 6,246,454 B1 6/2001 Koyama et al. JP 5-13555 5/1993 6,288,764 B1 9/2001 Zhang et al. JP 5-158015 6/1993 6,304,243 B1 10/2001 Kondo et al. JP 05-158022 6/1993 6,304,243 B1 10/2001 Kondo et al. JP 05-210369 8/1993 6,441,399 B1 8/2002 Koyama et al. JP 05-210369 8/1993 7,046,312 B2 5/2006 Koyama et al. JP 06-016945 3/1994 7,046,312 B2 5/2006 Koyama et al. JP 06-118404 4/1994 2002/0195634 A1 12/2002 Koyama et al. JP 06-118404 4/1994 2002/0195634 A1 12/2002 Koyama et al. JP 06-184888 5/1994 FOREIGN PATENT DOCUMENTS JP 06-186580 7/1994 EP 0 402 170 12/1990 JP 06-186580 7/1994 EP 0 402 170 12/1990 JP 06-202160 7/1994 EP 0 404 4621 9/1991 JP 06-202160 7/1994 EP 0 474 474 3/1992 JP 06-202160 7/1994 EP 0 474 474 3/1992 JP 06-244104 9/1994 EP 0 474 474 3/1992 JP 06-244104 9/1994 EP 0 4074508 11/1992 JP 06-244104 9/1994 EP 0 593 266 4/1994 JP 06-250224 9/1994 EP 0 609 809 8/1994 JP 06-250224 9/1994 EP 0 609 809 8/1994 JP 06-258650 9/1994 JP 53-029098 3/1978 JP 6-258650 9/1994 JP 55-049948 4/1979 JP 6-258650 9/1994 JP 55-046925 5/1980 JP 6-258660 9/1994 JP 55-0469948 4/1979 JP 6-258660 9/1994 JP 55-0469948 4/1979 JP 6-258660 9/1994 JP 55-046995 5/1980 JP 6-289413 10/1994 JP 55-046995 5/1980 JP 6-289413 10/1994 JP 55-046995 5/1980 JP 6-289413 10/1994 JP 55-046995 5/1980 JP 6-289415 10/1994 JP 55-046995 5/1980 JP 6-289415 10/1994 JP 55-046995 5/1980 JP 6-289415 10/1994 JP 55-046993 9/1983 JP 07-036022 2/1995 JP 57-035830 2/1982 JP 7-152043 6/1995 JP 57-035830 2/1982 JP 7-152043 6/1995 JP 57-035830 2/1982 JP 7-152043 6/1995 JP 57-03604 6/1982 JP 57-03604 6/1982 JP 7-152043 6/1995 JP 57-03604 6/1982 JP 7-152043 6/1995 JP 57-03604 6/1982 JP 7-152043 6/1995 JP 57-03604 6/1982 JP 57-03604 6/1982 JP 7-152043 6/1995 J	/ /					
6,067,062 A 5/2000 Takasu et al. JP 04-362924 12/1992 6,072,556 A 6/2000 Hirakata et al. JP 5-027258 2/1993 6,163,357 A 12/2000 Nakamura JP 5-027258 2/1993 6,246,454 Bl 6/2001 Koyama et al. JP 5-118555 5/1993 6,246,454 Bl 9/2001 Zhang et al. JP 5-158015 6/1993 6,304,243 Bl 10/2001 Kondo et al. JP 05-210369 8/1993 6,441,399 Bl 8/2002 Koyama et al. JP 05-210369 8/1993 7,023,518 Bl 4/2006 Koyama et al. JP 06-016045 3/1994 7,046,312 B2 5/2006 Koyama et al. JP 06-118404 4/1994 2002/0195634 Al 12/2002 Koyama et al. JP 06-118404 4/1994 2002/0195634 Al 12/2002 Koyama et al. JP 06-118404 4/1994 EP 0 402 170 12/1990 JP 06-186578 7/1994 EP 0 402 170 12/1990 JP 06-186580 7/1994 EP 0 402 170 12/1990 JP 06-2030350 8/1994 EP 0 474 474 3/1992 JP 06-224103 9/1994 EP 0 474 4621 9/1991 JP 06-230350 8/1994 EP 0 474 474 3/1992 JP 06-244103 9/1994 EP 0 474 468 11/1992 JP 06-244103 9/1994 EP 0 474 468 11/1992 JP 06-244103 9/1994 EP 0 593 266 4/1994 JP 06-258650 9/1994 PF 53-029098 3/1978 JP 06-258650 9/1994 JP 53-029098 3/1978 JP 06-258650 9/1994 JP 55-018628 2/1980 JP 06-258650 9/1994 JP 55-018628 2/1980 JP 06-289413 10/1994 JP 55-018628 2/1980 JP 06-289413 10/1994 JP 55-0469025 5/1980 JP 06-289413 10/1994 JP 57-035830 2/1982 JP 07-036022 2/1995 JP 57-035830 2/1982 JP 07-036022 2/1995 JP 57-035830 2/1982 JP 07-036022 2/1995 JP 57-035830 2/1982 JP 07-258860 JP 07-258860 JP 57-036084 9/1984 JP 57-035830 2/1982 JP 07-258860 JP 07-258861 JP 57-03604 6/1982 JP 57-036084 JP 07-258831 JP 07-25883 JP 57-090614 6/1982 JP 57-036084 JP 07-25883 JP 07-25883 JP 07-25883 JP 07-259009 JP 59-048735 3/1984 JP 07-297407 11/1995 JP 59-048735 3/1984 JP 07-297407 11/1995 JP 59-048735 3/1984 JP 07-297407 11/1995 JP 59-048735 3/1984 JP 07-1010544 1/1998 JP 59-14075 12/1984 JP 59-14075 12/1984 JP 07-1010544 JP 59-14075 12/1984 JP 59-14075 1						
6.072,556 A 6/2000 Hirakata et al. JP 5-027258 2/1993 6.163,357 A 12/2000 Nakamura JP 5-113555 5/1993 6.246,454 B1 6/2001 Koyama et al. JP 5-158015 6/1993 6.288,764 B1 9/2001 Zhang et al. JP 05-158022 6/1993 6.304,243 B1 10/2001 Kondo et al. JP 05-210369 8/1993 6.441,399 B1 8/2002 Koyama et al. JP 05-210369 8/1993 7.023,518 B1 4/2006 Koyama et al. JP 06-016945 3/1994 7.046,312 B2 5/2006 Koyama et al. JP 06-016945 3/1994 2002/0195634 A1 12/2002 Koyama et al. JP 06-016945 3/1994 2002/0195634 A1 12/2002 Koyama et al. JP 06-138848 5/1994 PF 06-138404 4/1994 PF 06-20160 7/1994 PF 06-20160 7/1						
6,163,357 A 12/2000 Nakamura JP 5-113555 5/1993 6,246,454 B1 6/2001 Koyama et al. JP 5-158015 6/1993 6,286,764 B1 9/2001 Zhang et al. JP 05-158015 6/1993 6,304,243 B1 10/2001 Kondo et al. JP 05-210369 8/1993 6,441,399 B1 8/2002 Koyama et al. JP 05-210369 8/1993 7,023,518 B1 4/2006 Koyama et al. JP 05-232511 9/1993 7,046,312 B2 5/2006 Koyama et al. JP 06-016945 3/1994 2002/0195634 A1 12/2002 Koyama et al. JP 06-118404 4/1994 P 06-123882 5/1994 P 06-123882 5/1994 P 06-123882 5/1994 P 06-123882 5/1994 P 06-186578 7/1994 P 06-186580 7/1994 P 06-186580 7/1994 P 06-202160 7/1994 P 0						
6,246,454 B1 6/2001 Koyama et al. JP 5-158015 6/1993 6,288,764 B1 9/2001 Zhang et al. JP 05-158022 6/1993 6,304,243 B1 10/2001 Kondo et al. JP 05-210369 8/1993 7,023,518 B1 8/2002 Koyama et al. JP 5-232511 9/1993 7,046,312 B2 5/2006 Koyama et al. JP 06-016945 3/1994 FOREIGN PATENT DOCUMENTS JP 06-118404 4/1994 EP 0 226 997 7/1987 JP 06-186580 7/1994 EP 0 226 997 7/1987 JP 06-186580 7/1994 EP 0 402 170 12/1990 JP 06-202160 7/1994 EP 0 444 621 9/1991 JP 06-230350 8/1994 EP 0 474 474 3/1992 JP 06-244103 9/1994 EP 0 474 4508 11/1992 JP 06-244104 9/1994 EP 0 609 809 8/1994 JP 6-258650						
6,288,764 B1 9/2001 Zhang et al. JP 05-158022 6/1993 6,304,243 B1 10/2001 Kondo et al. JP 05-210369 8/1993 6,441,399 B1 8/2002 Koyama et al. JP 06-016945 3/1994 7,046,312 B2 5/2006 Koyama et al. JP 06-016945 3/1994 FOREIGN PATENT DOCUMENTS JP 06-118404 4/1994 FOREIGN PATENT DOCUMENTS JP 06-186578 7/1994 EP 0 226 997 7/1987 JP 06-186578 7/1994 EP 0 402 170 12/1990 JP 06-2802160 7/1994 EP 0 444 621 9/1991 JP 06-24103 9/1994 EP 0 474 474 3/1992 JP 06-24103 9/1994 EP 0 474 4508 11/1992 JP 06-24103 9/1994 EP 0 593 266 4/1994 JP 06-258650 9/1994 J						
6,304,243 B1 10/2001 Kondo et al. 6,441,399 B1 8/2002 Koyama et al. 7,023,518 B1 4/2006 Koyama et al. 7,046,312 B2 5/2006 Koyama et al. 7,046,312 B2 5/2006 Koyama et al. P 06-118404 4/1994 1/1906-118404 4/1994 1/1906-118404 4/1994 1/1906-118404 4/1994 1/1906-118404 4/1994 1/1906-118404 4/1994 1/1906-118404 4/1994 1/1906-118404 4/1994 1/1906-118404 4/1994 1/1906-118404 4/1994 1/1906-118404 4/1994 1/1906-118404 4/1994 1/1906-118404 4/1994 1/1906-118408 5/1994 1/1906-118408 5/1994 1/1906-118408 5/1994 1/1906-118408 5/1994 1/1906-118408 5/1994 1/1906-118408 5/1994 1/1906-118408 5/1994 1/1906-118408 5/1994 1/1906-118408 1/1999 1/1906-118408 1/1994 1/1906-118408 1/1999 1/19						
6,441,399 B1 8/2002 Koyama et al. JP 5-232511 9/1993 7,023,518 B1 4/2006 Koyama et al. JP 06-016945 3/1994 7,046,312 B2 5/2006 Koyama et al. JP 06-118404 4/1994 FOREIGN PATEINT DOCUMENTS JP 06-138488 5/1994 EP 0 226 997 7/1987 JP 06-186578 7/1994 EP 0 402 170 12/1990 JP 06-202160 7/1994 EP 0 444 621 9/1991 JP 06-230350 8/1994 EP 0 474 474 3/1992 JP 06-244103 9/1994 EP 0 474 474 3/1992 JP 06-244104 9/1994 EP 0 593 266 4/1994 JP 06-258650 9/1994 EP 0 609 809 8/1994 JP 06-258650 9/1994 JP 54-049948 4/1979 JP 6-258660 9/1994 JP						
7,023,518 B1 4/2006 Koyama et al. JP 06-016945 3/1994 7,046,312 B2 5/2006 Koyama et al. JP 06-118404 4/1994 2002/0195634 A1 12/2002 Koyama et al. JP 06-138488 5/1994 FOREIGN PATENT DOCUMENTS JP 06-186578 7/1994 EP 0 226 997 7/1987 JP 6-186580 7/1994 EP 0 402 170 12/1990 JP 06-202160 7/1994 EP 0 444 621 9/1991 JP 06-230350 8/1994 EP 0 474 474 3/1992 JP 06-244103 9/1994 EP 0 474 4508 11/1992 JP 06-244104 9/1994 EP 0 593 266 4/1994 JP 6-250224 9/1994 EP 0 609 809 8/1994 JP 6-258650 9/1994 JP 53-029098 3/1978 JP 6-258650 9/1994 JP 54-157498 12/1979 JP 6-258660						
7,046,312 B2 5/2006 Koyama et al. JP 06-118404 4/1994 2002/0195634 A1 12/2002 Koyama et al. JP 6-123882 5/1994 FOREIGN PATENT DOCUMENTS JP 06-138488 5/1994 EP 0 226 997 7/1987 JP 06-186580 7/1994 EP 0 402 170 12/1990 JP 06-202160 7/1994 EP 0 444 621 9/1991 JP 06-230350 8/1994 EP 0 474 474 3/1992 JP 06-244103 9/1994 EP 0 474508 11/1992 JP 06-244104 9/1994 EP 0 593 266 4/1994 JP 06-258650 9/1994 JP 53-029098 3/1978 JP 6-258650 9/1994 JP 54-049948 4/1979 JP 6-258660 9/1994 JP 55-018628 2/1980 JP 06-289413 10/1994 JP 55-065925			•			
2002/0195634 A1 12/2002 Koyama et al. JP 6-123882 5/1994 FOREIGN PATENT DOCUMENTS JP 06-138488 5/1994 EP 0 226 997 7/1987 JP 06-186578 7/1994 EP 0 402 170 12/1990 JP 06-202160 7/1994 EP 0 444 621 9/1991 JP 06-230350 8/1994 EP 0 474 474 3/1992 JP 06-244103 9/1994 EP 0 474 4508 11/1992 JP 06-244104 9/1994 EP 0 593 266 4/1994 JP 06-250224 9/1994 EP 0 609 809 8/1994 JP 06-258650 9/1994 JP 53-029098 3/1978 JP 6-258650 9/1994 JP 54-049948 4/1979 JP 6-258660 9/1994 JP 55-018628 2/1980 JP 6-258662 9/1994 JP 55-065925 5/1980 JP<						
FOREIGN PATENT DOCUMENTS IP 06-138488 5/1994 EP 0 226 997 7/1987 IP 6-186580 7/1994 EP 0 402 170 12/1990 IP 06-202160 7/1994 EP 0 444 621 9/1991 IP 06-230350 8/1994 EP 0 474 474 3/1992 IP 06-244103 9/1994 EP 0 474 508 11/1992 IP 06-244104 9/1994 EP 0 593 266 4/1994 IP 6-250224 9/1994 EP 0 609 809 8/1994 IP 6-250224 9/1994 IP 53-029098 3/1978 IP 6-258650 9/1994 IP 53-029098 3/1978 IP 6-258660 9/1994 IP 54-049948 4/1979 IP 6-258660 9/1994 IP 55-018628 2/1980 IP 6-289413 10/1994 IP 55-065925 5/1980 IP 6-289413 10/1994 IP 56-009716 1/1981 IP 6-289415 10/1994 IP 57-032419 2/1982 IP 6-301058 10/1994 IP 57-032419 2/1982 IP 7-152043 6/1995 IP 57-9615 6/1982 IP 7-218883 8/1995 IP 57-99615 6/1982 IP 7-218883 8/1995 IP 58-160923 9/1983 IP 8-500910 11/1996 IP 59-166984 9/1984 IP 9-171192 6/1997 IP 59-166984 9/1984 IP 10-010544 1/1998						
FOREIGN PAIENT DOCUMENTS IP 06-186578 7/1994 EP 0 226 997 7/1987 JP 6-186580 7/1994 EP 0 402 170 12/1990 JP 06-202160 7/1994 EP 0 444 621 9/1991 JP 06-230350 8/1994 EP 0 474 474 3/1992 JP 06-244103 9/1994 EP 0474508 11/1992 JP 06-244104 9/1994 EP 0 593 266 4/1994 JP 06-250224 9/1994 EP 0 609 809 8/1994 JP 06-258650 9/1994 JP 53-029098 3/1978 JP 6-258650 9/1994 JP 53-029098 3/1978 JP 6-258660 9/1994 JP 54-157498 12/1979 JP 6-258660 9/1994 JP 55-018628 2/1980 JP 06-289413 10/1994 JP 55-065925 5/1980 JP 06-289413 10/1994 JP 56-009716 1/1981 JP 06-289415 10/1994 JP 56-009716 1/1981 JP 06-289415 10/1994 JP 57-032419 2/1982 JP 07-036022 2/1995 JP 57-036014 6/1982 JP 7-152043 6/1995 JP 57-99615 6/1982 JP 7-152043 6/1995 JP 58-160923 9/1983 JP 08-500910 1/1996 JP 59-048735 3/1984 JP 9-171192 6/1997 JP 59-166984 9/1984 JP 10-010544 1/1998 JP 59-214075 12/1984	2002/01/3031 1	11 12/2002	Troyuma et ai.			
EP 0 226 997 7/1987 JP 6-186580 7/1994 EP 0 402 170 12/1990 JP 06-202160 7/1994 EP 0 444 621 9/1991 JP 06-230350 8/1994 EP 0 474 474 3/1992 JP 06-244103 9/1994 EP 0 474508 11/1992 JP 06-244104 9/1994 EP 0 593 266 4/1994 JP 6-250224 9/1994 EP 0 609 809 8/1994 JP 06-258650 9/1994 JP 53-029098 3/1978 JP 6-258659 9/1994 JP 54-049948 4/1979 JP 6-258660 9/1994 JP 54-157498 12/1979 JP 6-258662 9/1994 JP 55-018628 2/1980 JP 06-289413 10/1994 JP 56-009716 1/1981 JP 06-289415 10/1994 JP 57-032419 2/1982 JP 0	FOR	EIGN PATE	NT DOCUMENTS			
EP 0 402 170 12/1990 JP 06-202160 7/1994 EP 0 444 621 9/1991 JP 06-230350 8/1994 EP 0 474 474 3/1992 JP 06-244103 9/1994 EP 0474508 11/1992 JP 06-244104 9/1994 EP 0 593 266 4/1994 JP 6-250224 9/1994 EP 0 609 809 8/1994 JP 06-258650 9/1994 JP 53-029098 3/1978 JP 6-258650 9/1994 JP 53-029098 3/1978 JP 6-258660 9/1994 JP 54-049948 4/1979 JP 6-258660 9/1994 JP 55-018628 2/1980 JP 06-289413 10/1994 JP 55-065925 5/1980 JP 06-289414 10/1994 JP 56-009716 1/1981 JP 06-289414 10/1994 JP 56-40879 4/1981 JP 6-301058 10/1994 JP 57-032419 2/1982 JP 07-036022 2/1995 JP 57-035830 2/1982 JP 7-152043 6/1995 JP 57-99615 6/1982 JP 7-218883 8/1995 JP 57-99615 6/1982 JP 7-218883 8/1995 JP 58-160923 9/1983 JP 08-500910 1/1996 JP 59-048735 3/1984 JP 10-010544 1/1998 JP 59-166984 9/1984 JP 10-010544 1/1998						
EP 0 444 621 9/1991 JP 06-230350 8/1994 EP 0 474 474 3/1992 JP 06-24103 9/1994 EP 0 474508 11/1992 JP 06-24104 9/1994 EP 0 593 266 4/1994 JP 6-250224 9/1994 EP 0 609 809 8/1994 JP 06-258650 9/1994 JP 53-029098 3/1978 JP 6-258659 9/1994 JP 54-049948 4/1979 JP 6-258660 9/1994 JP 54-157498 12/1979 JP 6-258660 9/1994 JP 55-018628 2/1980 JP 06-289413 10/1994 JP 55-065925 5/1980 JP 06-289414 10/1994 JP 56-009716 1/1981 JP 06-289415 10/1994 JP 56-40879 4/1981 JP 06-289415 10/1994 JP 57-032419 2/1982 JP 07-036022 2/1995 JP 57-035830 2/1982 JP 7-152043 6/1995 JP 57-09614 6/1982 JP 7-218883 8/1995 JP 57-99615 6/1982 JP 07-297407 11/1995 JP 58-160923 9/1983 JP 08-500910 1/1996 JP 59-048735 3/1984 JP 9-171192 6/1997 JP 59-166984 9/1984 JP 59-214075 12/1984						
EP 0 474 474 3/1992 JP 06-244103 9/1994 EP 0474508 11/1992 JP 06-244104 9/1994 EP 0 593 266 4/1994 JP 6-250224 9/1994 EP 0 609 809 8/1994 JP 06-258650 9/1994 JP 53-029098 3/1978 JP 6-258659 9/1994 JP 54-049948 4/1979 JP 6-258660 9/1994 JP 54-157498 12/1979 JP 6-258662 9/1994 JP 55-018628 2/1980 JP 06-289413 10/1994 JP 55-065925 5/1980 JP 06-289414 10/1994 JP 56-009716 1/1981 JP 06-289415 10/1994 JP 56-40879 4/1981 JP 6-301058 10/1994 JP 57-032419 2/1982 JP 07-036022 2/1995 JP 57-09614 6/1982 JP 7-152043 6/1995 JP 57-99615 6/1982 JP 7-218883 8/1995 JP 57-99615 6/1982 JP 07-297407 11/1995 JP 58-160923 9/1983 JP 08-500910 1/1996 JP 59-048735 3/1984 JP 10-010544 1/1998 JP 59-166984 9/1984 WO WO94/00795 1/1994						
EP 0474508 11/1992 JP 06-244104 9/1994 EP 0593 266 4/1994 JP 6-250224 9/1994 EP 0 609 809 8/1994 JP 06-258650 9/1994 JP 53-029098 3/1978 JP 6-258650 9/1994 JP 54-049948 4/1979 JP 6-258660 9/1994 JP 54-157498 12/1979 JP 6-258662 9/1994 JP 55-018628 2/1980 JP 06-289413 10/1994 JP 55-065925 5/1980 JP 06-289414 10/1994 JP 56-009716 1/1981 JP 06-289415 10/1994 JP 56-40879 4/1981 JP 6-301058 10/1994 JP 57-032419 2/1982 JP 07-036022 2/1995 JP 57-035830 2/1982 JP 7-152043 6/1995 JP 57-09614 6/1982 JP 7-218883 8/1995 JP 57-99615 6/1982 JP 07-297407 11/1995 JP 58-160923 9/1983 JP 07-297407 11/1995 JP 59-048735 3/1984 JP 9-171192 6/1997 JP 59-166984 9/1984 JP 10-010544 1/1998 JP 59-166984 9/1984 WO WO94/00795 1/1994						
EP 0 593 266 4/1994 JP 6-250224 9/1994 EP 0 609 809 8/1994 JP 06-258650 9/1994 JP 53-029098 3/1978 JP 6-258659 9/1994 JP 54-049948 4/1979 JP 6-258660 9/1994 JP 54-157498 12/1979 JP 6-258662 9/1994 JP 55-018628 2/1980 JP 06-289413 10/1994 JP 55-065925 5/1980 JP 06-289414 10/1994 JP 56-009716 1/1981 JP 06-289415 10/1994 JP 56-40879 4/1981 JP 6-301058 10/1994 JP 57-032419 2/1982 JP 07-036022 2/1995 JP 57-035830 2/1982 JP 7-152043 6/1995 JP 57-09614 6/1982 JP 7-218883 8/1995 JP 57-99615 6/1982 JP 07-297407 11/1995 JP 58-160923 9/1983 JP 07-297407 11/1995 JP 59-048735 3/1984 JP 9-171192 6/1997 JP 59-166984 9/1984 JP 10-010544 1/1998 JP 59-166984 9/1984 WO WO94/00795 1/1994						
EP 0 609 809 8/1994 JP 06-258650 9/1994 JP 53-029098 3/1978 JP 6-258659 9/1994 JP 53-029098 3/1978 JP 6-258660 9/1994 JP 54-049948 4/1979 JP 6-258660 9/1994 JP 54-157498 12/1979 JP 6-258662 9/1994 JP 55-018628 2/1980 JP 06-289413 10/1994 JP 55-065925 5/1980 JP 6-289414 10/1994 JP 56-009716 1/1981 JP 06-289415 10/1994 JP 56-40879 4/1981 JP 06-289415 10/1994 JP 57-032419 2/1982 JP 07-036022 2/1995 JP 57-035830 2/1982 JP 07-036022 2/1995 JP 57-09614 6/1982 JP 7-152043 6/1995 JP 57-09615 6/1982 JP 7-218883 8/1995 JP 57-99615 6/1982 JP 07-297407 11/1995 JP 58-160923 9/1983 JP 07-297407 11/1995 JP 58-160923 9/1983 JP 08-500910 1/1996 JP 59-048735 3/1984 JP 9-171192 6/1997 JP 59-166984 9/1984 JP 10-010544 1/1998 JP 59-214075 12/1984						
The color of the						
JP 54-049948 4/1979 JP 6-258660 9/1994 JP 54-157498 12/1979 JP 6-258662 9/1994 JP 55-018628 2/1980 JP 06-289413 10/1994 JP 55-065925 5/1980 JP 6-289414 10/1994 JP 56-009716 1/1981 JP 06-289415 10/1994 JP 56-40879 4/1981 JP 6-301058 10/1994 JP 57-032419 2/1982 JP 07-036022 2/1995 JP 57-035830 2/1982 JP 7-152043 6/1995 JP 57-09614 6/1982 JP 7-218883 8/1995 JP 57-99615 6/1982 JP 07-297407 11/1995 JP 58-160923 9/1983 JP 08-500910 1/1996 JP 59-048735 3/1984 JP 9-171192 6/1997 JP 59-166984 9/1984 JP 10-0						
JP 54-049948 4/1979 JP 6-258662 9/1994 JP 54-157498 12/1979 JP 06-289413 10/1994 JP 55-018628 2/1980 JP 06-289413 10/1994 JP 55-065925 5/1980 JP 6-289414 10/1994 JP 56-009716 1/1981 JP 06-289415 10/1994 JP 56-40879 4/1981 JP 6-301058 10/1994 JP 57-032419 2/1982 JP 07-036022 2/1995 JP 57-035830 2/1982 JP 7-152043 6/1995 JP 57-090614 6/1982 JP 7-218883 8/1995 JP 57-99615 6/1982 JP 07-297407 11/1995 JP 58-160923 9/1983 JP 08-500910 1/1996 JP 59-048735 3/1984 JP 9-171192 6/1997 JP 59-166984 9/1984 JP 10-010544 1/1998 JP 59-214075 12/1984 WO						
JP 55-018628 2/1980 JP 06-289413 10/1994 JP 55-065925 5/1980 JP 6-289414 10/1994 JP 56-009716 1/1981 JP 06-289415 10/1994 JP 56-40879 4/1981 JP 6-301058 10/1994 JP 57-032419 2/1982 JP 07-036022 2/1995 JP 57-035830 2/1982 JP 7-152043 6/1995 JP 57-090614 6/1982 JP 7-218883 8/1995 JP 57-99615 6/1982 JP 07-297407 11/1995 JP 58-160923 9/1983 JP 08-500910 1/1996 JP 59-048735 3/1984 JP 9-171192 6/1997 JP 59-166984 9/1984 JP 10-010544 1/1998 JP 59-214075 12/1984 WO WO WO94/00795 1/1994						
JP 55-065925 5/1980 JP 6-289414 10/1994 JP 56-009716 1/1981 JP 06-289415 10/1994 JP 56-40879 4/1981 JP 6-301058 10/1994 JP 57-032419 2/1982 JP 07-036022 2/1995 JP 57-035830 2/1982 JP 7-152043 6/1995 JP 57-09614 6/1982 JP 7-218883 8/1995 JP 57-99615 6/1982 JP 07-297407 11/1995 JP 58-160923 9/1983 JP 08-500910 1/1996 JP 59-048735 3/1984 JP 9-171192 6/1997 JP 59-166984 9/1984 JP 10-010544 1/1998 JP 59-214075 12/1984 WO WO WO94/00795 1/1994						
JP 56-009716 1/1981 JP 06-289415 10/1994 JP 56-40879 4/1981 JP 6-301058 10/1994 JP 57-032419 2/1982 JP 07-036022 2/1995 JP 57-035830 2/1982 JP 7-152043 6/1995 JP 57-09614 6/1982 JP 7-218883 8/1995 JP 57-99615 6/1982 JP 07-297407 11/1995 JP 58-160923 9/1983 JP 08-500910 1/1996 JP 59-048735 3/1984 JP 9-171192 6/1997 JP 59-166984 9/1984 JP 10-010544 1/1998 JP 59-214075 12/1984 WO WO94/00795 1/1994						
JP 56-40879 4/1981 JP 6-301058 10/1994 JP 57-032419 2/1982 JP 07-036022 2/1995 JP 57-035830 2/1982 JP 7-152043 6/1995 JP 57-090614 6/1982 JP 7-218883 8/1995 JP 57-99615 6/1982 JP 07-297407 11/1995 JP 58-160923 9/1983 JP 08-500910 1/1996 JP 59-048735 3/1984 JP 9-171192 6/1997 JP 59-166984 9/1984 JP 10-010544 1/1998 JP 59-214075 12/1984 WO WO94/00795 1/1994						
JP 57-032419 2/1982 JP 07-036022 2/1995 JP 57-035830 2/1982 JP 7-152043 6/1995 JP 57-090614 6/1982 JP 7-218883 8/1995 JP 57-99615 6/1982 JP 07-297407 11/1995 JP 58-160923 9/1983 JP 08-500910 1/1996 JP 59-048735 3/1984 JP 9-171192 6/1997 JP 59-166984 9/1984 JP 10-010544 1/1998 JP 59-214075 12/1984 WO WO94/00795 1/1994						
JP 57-035830 2/1982 JP 7-152043 6/1995 JP 57-090614 6/1982 JP 7-218883 8/1995 JP 57-99615 6/1982 JP 07-297407 11/1995 JP 58-160923 9/1983 JP 08-500910 1/1996 JP 59-048735 3/1984 JP 9-171192 6/1997 JP 59-166984 9/1984 JP 10-010544 1/1998 JP 59-214075 12/1984 WO WO94/00795 1/1994						
JP 57-090614 6/1982 JP 7-218883 8/1995 JP 57-09615 6/1982 JP 07-297407 11/1995 JP 58-160923 9/1983 JP 08-500910 1/1996 JP 59-048735 3/1984 JP 9-171192 6/1997 JP 59-166984 9/1984 JP 10-010544 1/1998 JP 59-214075 12/1984 WO WO94/00795 1/1994						
JP 57-99615 6/1982 JP 07-297407 11/1995 JP 58-160923 9/1983 JP 08-500910 1/1996 JP 59-048735 3/1984 JP 9-171192 6/1997 JP 59-166984 9/1984 JP 10-010544 1/1998 JP 59-214075 12/1984 WO WO94/00795 1/1994						
JP 58-160923 9/1983 JP 08-500910 1/1996 JP 59-048735 3/1984 JP 9-171192 6/1997 JP 59-166984 9/1984 JP 10-010544 1/1998 JP 59-214075 12/1984 WO WO94/00795 1/1994						
JP 59-048735 3/1984 JP 9-171192 6/1997 JP 59-166984 9/1984 JP 10-010544 1/1998 JP 59-214075 12/1984 WO WO94/00795 1/1994						
JP 59-166984 9/1984 JP 10-010544 1/1998 JP 59-214075 12/1984 WO WO94/00795 1/1994						
JP 59-214075 12/1984 WO WO94/00795 1/1994						
JF 39-2140/3 12/1964						
JP 61-029821 2/1986 * cited by examiner						1,1777
·	JP 61	1-029821	2/1986	* cited l	by examiner	





May 26, 2009






FIG. 4 (Prior Art)

May 26, 2009




FIG. 5E






FIG. 6

May 26, 2009










FIG. 9








FIG. 10D






FIG. 11











FIG. 14










FIG. 18

ACTIVE MATRIX DISPLAY AND FORMING METHOD THEREOF

CROSS-REFERENCE TO RELATED APPLICATION

This application is a divisional application of U.S. application Ser. No. 10/037,103, filed on Dec. 31, 2001, now U.S. Pat. No. 6,703,643 which is a divisional of U.S. application Ser. No. 09/287,551, filed on Apr. 5, 1999, now U.S. Pat. No. 10 6,355,942 B1, which is a continuation of U.S. application Ser. No. 08/601,956, filed on Feb. 15, 1996, now U.S. Pat. No. 6,011,607, which claims the benefit of foreign priority applications filed in Japan on Feb. 15, 1995 as serial no. 07-50527, and on Mar. 20, 1995 as serial no. 07-87369, and on Dec. 20, 15 1995 as serial no. 07-349669. This application claims priority to each of these prior applications, and the disclosures of the prior applications are considered part of (and are incorporated by reference in) the disclosure of this application.

BACKGROUND OF THE INVENTION

1. Field of the Invention

The present invention relates to techniques for miniaturizing active matrix displays and for enhancing their reliability. 25

2. Description of the Related Art

The state of a panel forming the prior art active matrix display is shown in FIG. 4 in cross section. As can be seen from this figure, a sealing material 402 surrounds a pixel region 404 and so only the pixel region 404 of the active matrix display is in contact with a liquid crystal material. TFTs in a peripheral driver circuit region 403 are in contact with the atmosphere. These are remains of the prior art techniques in which only pixel TFTs are present on the substrate of an active matrix display, and in which a driver circuit is an externally attached IC. In these prior art techniques, the position at which the driver circuit is mounted is not optimized where the pixel region 404 and the peripheral driver circuit region 403 are formed on the same glass substrate 401.

In the prior art active matrix display, the TFTs of the driver circuit are exposed. Therefore, during assembly of the panel, the substrate of the active matrix display must be handled with meticulous care. Under these circumstances, there is a demand for an active matrix display which assumes such a form that the display is handled with ease during fabrication processes. Pixels are protected by the liquid crystal material, the sealing material, and other materials for securing high reliability. On the other hand, the driver circuit is coated with only a thin oxide film. Therefore, the driver circuit does not have sufficient temperature resistance, and is vulnerable to contamination.

SUMMARY OF THE INVENTION

In order to minimize the damage sustained during assembly of the panel of the driver circuit of an active matrix display in an attempt to solve the problems with the reliability, the driver circuit of the active matrix display may take such a form that the user cannot directly touch it. Accordingly, as shown in FIG. 1, the peripheral driver circuit region 103 of the aforementioned active matrix display is buried either in the liquid crystal material or in the sealing material.

One invention disclosed herein is an active matrix display which is similar to the above-described active matrix display where pixel TFTs and TFTs forming the driver circuit for the pixels are formed on the same substrate. A liquid crystal

2

material is sealed in so that both pixel TFTs and TFTs of the driver circuit are in contact with the liquid crystal material directly or via a thin film.

Generally, a thin-film transistor (TFT) is coated with an interlayer dielectric film consisting of a film of silicon oxide or the like. Therefore, the TFT is in contact with the liquid crystal material via this dielectric film. By adopting this structure, the TFTs of the peripheral driver circuit can be substantially sealed in the liquid crystal material. That is, the TFTs of the peripheral driver circuit can be sealed by the liquid crystal material.

Another invention has a pair of transparent substrates between which a liquid crystal material is held. TFTs are arranged in rows and columns on the surface of one of the substrates, thus forming a matrix circuit. A peripheral driver circuit consisting of TFTs is connected with the matrix circuit. A liquid crystal material or sealing material is present on the top surface of the peripheral driver circuit. A space for accommodating an integrated circuit connected with the peripheral driver circuit is formed between the substrates.

A specific example of the above-described structure is shown in FIG. 2 which is a schematic cross section of an active matrix display having a pair of glass substrates 202 and a liquid crystal material 209 held between the substrates. The configuration shown in FIG. 2 has TFTs 207 of the active matrix circuit, TFTs 208 of the peripheral driver circuit for driving the TFTs 207, and an integrated circuit 211 for sending video signals and various control signals to the TFTs 208 of the peripheral driver circuit.

In the structure shown in FIG. 2, the liquid crystal material exists on the top surface of each TFT 208 of the peripheral driver circuit. The integrated circuit 211 sealed by a sealing material 210 is disposed in a space formed between the glass substrates 202.

Another invention is an active matrix display characterized in that the pixel TFTs of the active matrix display and the TFTs of the driver circuit for activating the pixels are present on the same substrate, and that the TFTs of the driver circuit are sealed by the sealing material.

A specific example of the above-described structure is shown in FIG. 3, where TFTs 308 forming the peripheral driver circuit are sealed by a sealing material 310.

The peripheral driver circuit region is located either within the region where the liquid crystal material exists or within the sealing material. It substantially follows that the peripheral driver circuit region is sealed in the liquid crystal material or in the sealing material. This can prevent extraneous moisture from encroaching on the peripheral driver circuit region of high packaging density. Furthermore, the effects of stress can be mitigated.

To minimize the damage of a drive circuit in an active matrix liquid crystal display device in a panel assembly process, and to solve the problem of reliability, an active matrix liquid crystal display device is required to be manufactured such that the drive circuit thereof cannot be touched directly. Therefore, a peripheral drive circuit region 803 of an active matrix liquid crystal display device is mounted in liquid crystal or sealing material as shown in FIG. 8.

FIG. 8 shows an embodiment in which a single glass substrate 801 is constituted of four panels. The substrate shown in FIG. 8 is constituted of a peripheral drive circuit 803 and a pixel area 804 which are integrated on the same glass substrate. The pixel area 804 is constituted of at least one thinfilm transistor which is connected to a pixel electrode arranged like a matrix.

In FIG. 8, only the glass substrate 801 on which each circuit is formed is shown, however, another glass substrate opposite

to it is actually arranged. A counter electrode is arranged on the opposite glass substrate not shown.

Further, in the constitution shown in FIG. **8**, the active matrix liquid display device is divided by sealing material **802** so as to realize a manufacturing of a plurality of active 5 matrix liquid crystal display panels on a pair of glass substrates. With such a constitution, the productivity and the reliability can be simultaneously enhanced.

It should be noted that although the width of the sealing material **802** is equal in FIG. **8**, it may be widened to provide 10 a margin for cutting the glass substrate **802** in an area where it is cut. For example, as shown in FIG. **9**, the width of the cross area of a sealing material **800** that divides liquid crystal display device may be approximately twice as wide as that of an edge area around the glass substrate **801**. In FIG. **9**, the 15 same reference numeral as in FIG. **8** denotes the same member.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is a schematic view of an active matrix display according to the present invention;

FIG. 2 is a cross-sectional view of an active matrix display according to Example 1 of the invention;

FIG. 3 is a cross-sectional view of an active matrix display 25 according to Example 2 of the invention;

FIG. 4 is a schematic view of the prior art active matrix display;

FIGS. **5**(A)-**5**(E) are cross-sectional views of the active matrix display shown in FIG. **2**, illustrating the process 30 sequence for fabricating the display;

FIG. 6 is a fragmentary perspective view of polarizing sheets; and

FIG. 7 is a schematic view of another active matrix display according to EXAMPLE 3 of the invention.

FIG. **8** is a schematic drawing showing an active matrix display according to Example 4 of the invention;

FIG. **9** is a cross sectional view showing an active matrix display according to Example 4 of the invention;

FIGS. 10A-10D show configurations of liquid crystal pan- 40 els according to Example 5 of the invention;

FIG. 12 shows a configuration of a peripheral circuit controller;

FIG. 12 shows a configuration of an I/O section and an example of bit allocation;

FIG. 13 shows an operation sequence;

FIG. 14 shows a general configuration of a liquid crystal projector;

FIG. **15** is a block diagram showing a configuration of a peripheral circuit controller;

FIG. 16 shows a general configuration of a portable apparatus using a liquid crystal display device;

FIG. 17 shows a general configuration of a liquid crystal panel according to Example 5 of the invention; and

FIG. 18 is a sectional view of the liquid crystal panel of 55 FIG. 17.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

EXAMPLE 1

An active matrix display according to the present invention is shown in FIG. 2 in cross section. This active matrix display has a glass substrate 202 on which pixel TFTs 207 are formed. 65 A transparent electrode 204 and an orientation film 205 are laminated on the pixel TFTs 207. This glass substrate is

4

referred to as the TFT substrate. This TFT substrate comprises a polarizing sheet 201 and the glass substrate 202 which are arrayed in this order in the direction towards a liquid crystal material 209.

The other glass substrate is referred to as the color filter substrate and comprises an orientation film 205, a transparent electrode 204, color filters 203, a glass substrate 202, and a polarizing sheet 201 which are arrayed in this order in the direction away from the liquid crystal material 209.

A number of spacers 206 of glass or a resin are dispersed in the liquid crystal material 209 to maintain the spacing between the two glass substrates 202 constant.

The polarizing sheet 201 is a filter for limiting the direction of vibration of light transmitted through the sheet 201. The thickness of this polarizing sheet **201** is about 80 to 210 am. The structure of the polarizing sheet **201** is shown in FIG. **6**. This polarizing sheet 201 has a polarizing film 604 of PVA (polyvinyl alcohol) in the center. Protective layers 603 of a cellulose-based material are attached to the polarizing film. Attached to the outer side of the protective film closer to the liquid crystal material are a pressure-sensitive adhesive sheet 602 and a mold release film 601. Attached to the outer side of the other protective film is a protective film 605 for protecting the surface. In use, the mold release film 601 is peeled off, and the pressure-sensitive adhesive sheet 602 is stuck on the glass substrate. The role of the orientation film 205 is to put the liquid crystal molecules in grooves formed in the orientation film 205 and to orient them in a given direction when the voltage is OFF. The orientation film is prepared by dissolving 5-10% by weight of polyimide or polyamide acid in a solvent. The thickness of the orientation film 205 is about 0.05 to 0.1 μm and required to be uniform.

The liquid crystal material **209** is located exactly in the center of the active matrix display. When the voltage is ON, the molecules of the liquid crystal material stand upright. The molecules are twisted when the voltage is OFF. In this way, the liquid crystal material acts as a switch for controlling passage of light, i.e., the light is passed or blocked. The liquid crystal material **209** is made of benzene, toluene, or other material.

The color filters 203 are color synthesis filters for converting monochrome liquid crystal display into color display. The color filters 203 comprise filters of red, green, and blue (RGB) colors, respectively. One pixel TFT overlaps one color of the color filters 203.

The sealing material 210 acts as an adhesive for bonding together the two glass substrates. The sealing material 210 can be made from silicon, acrylics, epoxies, and other materials

The pixel TFTs are located in the liquid crystal region, in the same way as in the prior art active matrix display. The present invention is characterized in that the TFTs **208** of the driver circuit are positioned within the sealed-in liquid crystal material region. In the past, the TFTs of the driver circuit have been located outside the sealed-in liquid crystal material. The incorporation of the driver circuit into the sealed-in liquid crystal material region produces the following advantages:

(1) the contamination resistance is improved; (2) the signal lines connected with the pixels are shortened, thus improving the image quality; and (3) the liquid crystal material serves as a shock-absorbing material, suppressing application of unwanted stress to the TFTs.

In the present example, the driver circuit is incorporated in the sealed-in liquid crystal region. Furthermore, the integrated circuit 211 such as a microprocessor for controlling the driver circuit is incorporated in the sealing material 210. This reduces the distance between the driver circuit and the con-

trolling integrated circuit. As a result, introduction of unwanted noise in the signal is reduced, and other advantages are obtained.

Where the controlling integrated circuit is sealed, it can be easily mounted by reducing the thickness of a part of the 5 opposite glass substrate, or counter substrate, 202. Because the controlling integrated circuit 211 is enclosed in the sealed-in region, the reliability is made higher compared with the prior art structure. The control circuit referred to herein is an integrated circuit built, using a wafer of single-crystal silicon. Examples of this control circuit include memories, I/O ports, various other control circuits, circuits for handling video signals, and integrated circuits comprising any combinations thereof. Of course, the required number of these integrated circuits are installed.

Preferably, the integrated circuit is mounted on the substrate by COG (chip on glass) mounting techniques. However, if electrical connections are made by wire bonding, the interconnections are substantially sealed by the sealing material. Therefore, high reliability is secured.

A shielding film (not shown) made from chromium, aluminum, or the like is required to be formed on the top surface of the peripheral driver circuit region.

In the configuration shown in FIG. 2, a part of the glass substrate 202 is thinned, and the integrated circuit 211 is positioned in this thinned portion, because the integrated circuit 211 is as thick as hundreds of micrometers, while the gap in which the liquid crystal material is injected is on the order of micrometers. In the structure shown in FIG. 2, a part of the top glass substrate 202 is thinned. Instead, a part of the glass substrate 202 on which the TFTs are packed may be thinned. Alternatively, both glass substrates 202 may have thinned portions in which the integrated circuit 211 is mounted.

The process sequence for fabricating the active matrix circuit of the present invention is described by referring to FIGS. **5**(A)-**5**(E). The left side of each figure illustrates the process sequence for fabricating TFTs of the peripheral driver circuit. The right side of each figure illustrates the process sequence for fabricating TFTs of the active matrix circuit. First, a silicon oxide film is formed as a buffer oxide film **502** to a thickness of 1000 to 3000 Å on a substrate **501** of quartz or glass by sputtering or plasma-assisted CVD (PCVD) in an oxygen ambient.

Then, an amorphous or polycrystalline silicon film is formed to a thickness of 300 to 1500 Å, preferably 500 to 1000 Å, by PCVD or LPCVD. The laminate is thermally annealed at a temperature higher than 500° C., preferably 800 to 950° C., to crystallize the silicon film. This crystallization step may be followed by photo-annealing to enhance the crystallinity further. During the crystallization making use of thermal annealing, a catalytic element such as nickel for promoting crystallization of silicon may be added, as described in Japanese Patent Laid-Open Nos. 244103/1994 55 and 244104/1994.

Thereafter, the silicon film is etched to form island-like active layers 503 (for P-channel TFTs) and 504 (for N-channel TFTs) for forming a peripheral driver circuit and an active layer 505 for TFTs (pixel TFTs) forming a matrix circuit. 60 Subsequently, a gate-insulating film 506 of silicon oxide is formed to a thickness of 500 to 2000 Å by sputtering in an oxygen ambient. The gate-insulating film 506 may be formed by plasma-assisted CVD. Where the silicon oxide film is formed by plasma-assisted CVD, it is desired to use nitrous oxide (nitrogen monoxide) (N_2O) as a raw material gas. Alternatively, oxygen and monosilane (SiH₄) may be used.

6

Then, a polysilicon film containing a trace amount of phosphorus to enhance the conductivity is formed to a thickness of 2000 Å to 5 μ m, preferably 2000 to 6000 Å, by LPCVD over the whole surface of the laminate. The laminate is then etched to form gate electrodes **507**, **508**, and **509** (FIG. **5**(A)).

Phosphorus is introduced into all the islands of the active layers **503-505**, using the gate electrodes **507-509** as a mask, by a self-aligned ion doping process. At this time, phosphine (PH_3) is used as a dopant gas. The dose is 1×10^{12} to 5×10^{13} atoms/cm². As a result, lightly doped N-type regions **510**, **511**, and **512** are formed (FIG. **5**(B)).

Then, a photoresist mask 513 which covers the active layer 503 of the P-channel TFTs and a photoresist mask 514 extending parallel to the gate electrode 509 are formed. The mask 514 covers the active layer 505 of the pixel TFTs up to the portion spaced 3 μ m from the end of the gate electrode 509. Again, phosphorus is introduced by ion doping techniques, using phosphine as a dopant gas. The dose is 1×10^{14} to 5×10^{15} atoms/cm²; As a result, heavily doped N-type regions (source/drain) 515 and 516 are formed. At this time, no phosphorus is implanted into that region 517 of the lightly doped N-type region 512 of the pixel TFT active layer 505 which is covered with the mask 514. Therefore, the region 517 remains lightly doped N-type (FIG. 5(C)).

Then, active layers (504, 505) forming the N-channel TFTs are coated with a photoresist mask 518. Using diborane (B₂H₆) as a dopant gas, boron ions are introduced into the active layer 503 by ion doping techniques. The dose is 5×10¹⁴ to 8×10¹⁵ atoms/cm². In this doping process, the dose of 50 boron is greater than that of phosphorus used in the step of FIG. 5(C) and so the previously formed, lightly doped N-type region 510 changes into a heavily doped P-type region 519. As a result of these doping steps, heavily doped N-type regions (source/drain) 515, 516, heavily doped P-type regions (source/drain) 519, and a lightly doped N-type region 517 are formed. In the present example, the width x of the lightly doped region 517 is about 3 μm (FIG. 5(D)).

Thereafter, the laminate is thermally annealed at 450-850° C. for 0.5 to 3 hours to repair the damage created by the implantation. The dopant is activated, and the crystallinity of the silicon is recovered. Then, a silicon oxide film is formed as an interlayer dielectric **520** over the whole surface to a thickness of 3000 to 6000 Å by PCVD. This can be either a film of silicon nitride or a multilayer film of silicon oxide and silicon nitride films. The interlayer dielectric **520** is etched by a wet-etching process to create contact holes in the source/drain regions.

Then, a titanium film having a thickness of 2000 to 6000 Å is formed by sputtering. This film is etched to form electrodes and interconnects (521, 522, 523) for a peripheral driver circuit and electrodes and interconnects (524 and 525) for pixel TFTs. A silicon nitride film 526 having a thickness of 1000 to 3000 Å is formed as a passivation film by PCVD. This passivation film is etched to form contact holes extending to the electrodes 525 of the pixel TFTs. Finally, an ITO (indiumtin oxide) film formed by sputtering and having a thickness of 500 to 1500 Å is etched to form pixel electrodes 527. In this way, a peripheral logic circuit and an active matrix circuit are formed integrally (FIG. 5(E)).

The active matrix display of the present example is assembled in the manner described below.

Various chemicals used for surface treatments such as etchants and resist release liquid are sufficiently cleaned up from the TFT substrates and from the color filter substrate.

Then, the orientation films are made to adhere to the color filter substrate and the TFT substrate, respectively. Each orientation film is provided with given grooves. The liquid crys-

tal molecules are oriented uniformly along the grooves. The orientation film is prepared by dissolving about 10% by weight of polyimide in a solvent such as butyl Cellosolve or n-methyl pyrrolidone. This is referred to as polyimide varnish and printed by flexo-printing equipment.

The orientation films adhering to the TFT substrate and the color filter substrate, respectively, are heated to cure them. This is referred to as baking. For this purpose, hot air having a maximum service temperature of about 300° C. is blown against the substrates so as to heat them. In this way, the 10 polyimide varnish is baked and cured.

Then, a rubbing operation is performed. That is, the surfaces of the glass substrate to which the orientation films adhere are rubbed in a given direction with buff cloth (fibers of rayon, nylon, or the like) having filament lengths of 2 to 3 15 mm to form microscopic grooves.

Subsequently, spherical spacers of a polymer, glass, silica, or other material are dispersed either by a wet method or by a dry method. In the wet method, the spacers are mixed into a solvent such as pure water or an alcohol and the resulting 20 mixture is dispersed onto the glass substrate. In the dry method, the spacers are dispersed, using no solvent at all.

Thereafter, a sealing material is applied to the outer frame of the TFT substrate to bond together the TFT substrate and the color filter substrate and to prevent the injected liquid 25 crystal material from flowing out. The sealing material is prepared by dissolving an epoxy resin and a phenolic curing agent in ethyl Cellosolve, or solvent. After application of the sealing material, two glass substrates are bonded together by hot-pressing at around 160° C. The sealing material is cured 30 in about 3 hours.

Finally, the liquid crystal material is introduced from the liquid crystal injection port formed in the active matrix display obtained by bonding together the TFT substrate and the color filter substrate. Then, the injection port is closed off 35 with an epoxy resin. In this way, the active matrix display is assembled.

EXAMPLE 2

Another active matrix display according to the present invention is shown in FIG. 3 in cross section. As can be seen from this figure, a microprocessor 311 for controlling the active matrix display and TFTs 308 forming a driver circuit are sealed by a sealing material 310, thus protecting the driver circuit TFTs 308. The driver circuit TFTs 308 are prevented from being exposed. The present example is similar to Example 1 in structure and process sequence except for circuit elements (driver circuit TFTs 308) sealed by the sealing material 310.

EXAMPLE 3

The present example pertains to a structure equipped with a preliminary peripheral circuit (redundant circuit).

FIG. 7 is a schematic top view of a liquid crystal panel according to the present example. Since FIG. 7 is a view taken from the top, only one glass substrate 701 is shown. In practice, however, another glass substrate which makes a ~pair with the glass substrate 701 is bonded to the glass substrate 60 701. In the structure shown in FIG. 7, a peripheral driver circuit region 703 and a matrix pixel region 704 are located inside a sealing material 702. Since the inside of the sealing material 702 is filled with a liquid crystal material, the liquid crystal material exists on the top surfaces of the TFTs 65 arranged in the peripheral driver circuit region 703 and in the pixel region 704.

8

An integrated circuit (IC) forming various control circuits connected with the peripheral driver circuit is positioned within the sealing material 702 and just molded in this sealing material 702.

Indicated by numeral **705** is a preliminary peripheral driver circuit, and is used when a peripheral driver circuit placed in the region **703** is at fault. Indicated by numeral **706** is a connector terminal for making a connection with the outside. Video signals and required signals are entered through this connector terminal **706**. The liquid crystal panel shown in FIG. **7** incorporates every circuit necessary between a pair of glass substrates **701**. Furthermore, every circuit is sealed either by the sealing material **702** or by the liquid crystal material. Hence, the reliability can be rendered quite high.

The width of the peripheral driver circuit is several millimeters, though it is not drawn to scale. The width of the sealing material is determined by the integrated circuit connected with the peripheral driver circuit, but the width can be reduced down to several millimeters or less. If the integrated circuit can be made small, the width can be set equal to about 1 mm. Accordingly, only a fringe of about several millimeters to 1 cm exists around a region which actually forms a liquid crystal display area. Furthermore, excluding the external output terminals, the device apparently consists only of a pair of glass substrates. In this way, the device has a quite simple appearance.

As described above, the TFTs of the driver circuit for the active matrix display are located inside the sealing material region. This can improve the temperature resistance and contamination resistance. Furthermore, the active matrix display can be miniaturized. In addition, the image signal lines can be shortened. This can reduce the voltage drop. Hence, the characteristics can be improved.

By positioning the peripheral driver circuit region in the region in which a liquid crystal material or a sealing material is located, the peripheral driver circuit is sealed by the liquid crystal material or by the sealing material. In consequence, the peripheral driver circuit is protected from moisture; otherwise the reliability would be deteriorated. Moreover, the liquid crystal material or sealing material serves as a shockabsorbing material and so application of unwanted stress to the peripheral driver circuit region can be prevented.

By placing the controlling integrated circuit connected with the peripheral driver circuit within the sealing material, the controlling integrated circuit is prevented from being adversely affected by moisture; otherwise the reliability would be impaired. Additionally, the requisite circuits can be inserted between a pair of glass substrates and, therefore, a miniaturized liquid crystal display having improved reliability and a simple appearance free from unwanted unevenness can be obtained.

EXAMPLE 4

FIG. 8 shows an embodiment in which a single glass substrate 801 is constituted of four panels. The substrate shown in FIG. 8 is constituted of a peripheral drive circuit 803 and a pixel area 804 which are integrated on the same glass substrate. The pixel area 804 is constituted of at least one thinfilm transistor which is connected to a pixel electrode arranged like a matrix.

In FIG. 8, only the glass substrate 801 on which each circuit is formed is shown, however, another glass substrate opposite to it is actually arranged. A counter electrode is arranged on the opposite glass substrate not shown.

Further, in the constitution shown in FIG. 8, the active matrix liquid display device is divided by sealing material

9

802 so as to realize a manufacturing of a plurality of active matrix liquid crystal display panels on a pair of glass substrates. With such a constitution, the productivity and the reliability can be simultaneously enhanced.

It should be noted that although the width of the sealing 5 material **802** is equal in FIG. **8**, it may be widened to provide a margin for cutting the glass substrate **802** in an area where it is cut. For example, as shown in FIG. **9**, the width of the cross area of a sealing material **800** that divides liquid crystal display device may be approximately twice as-wide as that of an edge area around the glass substrate **801**. In FIG. **9**, the same reference numeral as in FIG. **8** denotes the same member

The assembly process of the active matrix liquid crystal display device according to this embodiment will be ¹⁵ described below.

A variety of chemicals such as etch and a resist release agent used for surface treatment which are left on the thinfilm transistor substrate and the color filter substrate are sufficiently cleaned.

Next, an orientation film is deposited on the color filter substrate and the thin-film transistor substrate. A fixed groove is carved on the orientation film and molecules of liquid crystal are evenly arranged along the groove. The material of the orientation film is made by dissolving polyimide equivalent to approximately 10 percents by weight of a solvent in the solvent such as butyl cellosolve and n-methyl pyrolidone. This solution is called polyimide varnish. The polyimide varnish is printed by a flexographic press.

The orientation film deposited on the thin-film transistor substrate and the color filter substrate is respectively heated to harden. This is called baking. Polyimide varnish is baked to harden by heating it with a hot blast up to approximately 300° C.

Next, the surface of the glass substrate on which the orientation film is deposited is rubbed in the fixed direction with a buff cloth made of rayon or nylon with pile 2 to 3 mm long and a rubbing step for forming a minute groove is implemented.

Polymer, glass or silica spherical spacers are scattered on either of the thin-film transistor substrate or the color filter substrate. As for the method for scattering spacers, a wet method by which spacers are mixed in a solvent such as pure water and alcohol and they are scattered on the glass substrate, and a dry method by which spacers are scattered without using a solvent are used.

Next, sealing material is applied to the outer frame of the thin-film transistor substrate. Sealing material is applied so as to stick the thin-film transistor substrate and the color filter substrate and to prevent injected liquid crystal from leaking outside. As for the material of sealing material, solution made by dissolving epoxy resin and a phenol hardening agent in a solvent of ethyl cellosolve is used. Two glass substrates are stuck after sealing material is applied. As for the method of sticking, a hot setting method by which sealing material is hardened in approximately three hours by pressing them at the temperature of approximately 160° C. is used.

A groove matched with the size of a panel is carved on the glass substrate with a scriber, and round urethane is dropped from over the groove of the substrate with pressure of an air 60 cylinder of a breaker so as to divide the thin-film transistor substrate into the size of a panel and enable arrangement of multi panels.

Finally, liquid crystal is injected from an inlet for liquid crystal of the active matrix liquid crystal display device in 65 which the thin-film transistor substrate and the color filter substrate are stuck, and after injection the inlet for liquid

10

crystal is sealed with epoxy resin. According to the above-described steps, the active matrix liquid crystal display device is assembled.

A plurality of constitutions described above are manufactured on a pair of large-sized glass substrates, and the glass substrate is divided by sealing material as shown in FIG. 8. With such a method, a plurality of liquid crystal panels can be simultaneously formed.

EXAMPLE 5

The example present relates to a configuration in which a LCD panel also incorporates, in an integrated manner, a controller of a peripheral device.

According to the example, to provide an advanced version of, for instance, an active matrix liquid crystal display device, a controller circuit for a peripheral device is formed on the same glass substrate as an active matrix circuit. Thus, the entire device is made smaller, and the number of parts and the manufacturing cost are reduced.

Specifically, the example is characterized as follows. A controller circuit including a CPU is formed on the same substrate as an active matrix circuit such that the CPU can control an external device. Thus, the configuration of the invention serves as not merely a display but also a terminal for handling a variety of information.

The controller circuit includes, in addition to the CPU, a RAM, a ROM, and an I/O (peripheral controller). By forming these circuits on a glass or quartz substrate, or a substrate having a proper insulative surface using thin-film transistors, an intelligent liquid crystal panel that is highly versatile, i.e., accommodates a variety of purposes.

The controller circuits has the following basic configuration:

- (1) A CPU consisting of an instruction decode section, an arithmetic section, an internal register section, and a pointer section that is constituted of a ROM or a RAM, for determining a total sequence.
- (2) A ROM as a storage device (nonvolatile memory) for storing a sequence program.
- (3) A RAM as a storage device (volatile memory) for storing preset data, control data, and calculation results.
- (4) an I/O circuit as an interface for connecting between the above sequence control system and an external system, including:
 - a serial I/O (SIO) for performing serial communication according to a standard as represented by RS232C;
 - a interrupt control circuit (INT) for receiving an interrupt request from a peripheral device to the CPU;
 - a process I/O (PIO) for performing exchange of multi-bit data in a parallel manner, and performing transfer of control with the external device;
 - a conversion circuit (A/D) for accepting an analog signal coming from the external system after converting it into a digital signal;
 - a conversion circuit (D/A) for outputting digital signal values coming from the CPU after converting those into given analog levels;
 - an infrared light interface for receiving and transmitting an infrared signal; and
 - a timer circuit for setting a given period and outputting intervals thereof, and a counter circuit for performing time-slot control by counting the above signals.
- (5) A system control section for performing such processing as rendering the system in a stand-by state, or resetting or stopping the system.

(6) A timing generator for generating a reference timing signal for the entire controller circuit.

Embodiment 1

This embodiment is directed to a case where a controller circuit for a peripheral device is integrated on the same glass or quartz substrate as a liquid crystal display device section (i.e., liquid crystal panel), and a liquid crystal projector is constructed by using such a configuration.

FIGS. 10A-10D show general configurations of liquid crystal panels used in this embodiment. In each of the liquid crystal panels shown in FIGS. 10A-10C, a pixel area 1001, a peripheral driver circuit area 1002, and a controller section 1003 for performing various types of control are integrated on 15 the same substrate.

More specifically, each of the liquid crystal panels shown in FIGS. 10A-10C. has an active matrix area (pixel area) 1001, a horizontal scanning driver circuit 1002 and a vertical scanning driver circuit 1004 that drive the active matrix area 20 **1001**, and a controller **1003**

The liquid crystal panels of FIGS. 10A-10D are characterized in that the above circuits are integrated on the same glass or quartz substrate or substrate having a proper insulative

FIGS. 10A-10C. show various layouts of the above cir-

In FIG. 10A, the controller 1003 comprises ROM, CPU, SIQ, TG, T/C, PIQ, DA and INT.

The ROM represents a read-only-memory. The CPU represents a central processing unit. The SIQ represents a serial I/O. The TG represents a timing generator. The T/C represents a timer/counter. The PIQ represents a parallel I/O. The D/A represents D/A converter. The INT represents an interrupt 35 controller.

FIG. 14 shows a general configuration of a projection type liquid crystal display apparatus using the above liquid crystal panel.

In FIG. 14, the reference numeral 1401 represents a screen. $_{\rm 40}$ The reference numeral 1402 represents a mirror. The reference numeral 1403 represents a projection lens. The reference numeral 1404 represents a smoke sensor. The reference numeral 1405 represents a temperature sensor. The reference numeral 1406 represents a fan sensor. The reference numeral $_{45}$ 1407 represents a fan. The reference numeral 1408 represents an optics. The reference numeral 1409 represents a RS232C connector. The reference numeral 1410 represents an infrared

The reference numeral 1411 represents a speaker. The reference numeral 1412 represents a LED. The reference numeral 1413 represents a switch. The reference numeral 1414 represents a volume. The reference numeral 1415 represents a volume control circuit. The reference numeral 1416 represents a liquid crystal video display circuit. The reference 55 numeral 1417 represents a main power supply. The reference numeral 1418 represents a fan control circuit. The reference numeral 1419 represents a liquid crystal panel.

The configuration of FIG. 14 is characterized in that the wind amount of a cooling fan 1407 is controlled by a controller 1003 (FIG. 10) that is integrated in the liquid crystal panel

More specifically, an ambient temperature is measured by a temperature sensor 1405, and measured data is processed by amount of the cooling fan 1407 based on a content of the processing.

12

This configuration can minimize noise of the fan 1407. Since the controller 1003 for controlling the fan 1407 is integrated in the modularized liquid crystal panel 1419, it is not necessary to add a new controller circuit.

Therefore, the configuration of the apparatus can be simplified, which is very effective in reducing its manufacturing cost. Particularly in the case of producing an apparatus having various combinations of different functions, the above configuration is very advantageous because it increases the number of common parts.

In the configuration of FIG. 14, the power 1417 is forcibly shut down when smoke is detected by a smoke sensor 1404. This provides a function of preventing a fire originating from the inside of the apparatus.

The apparatus of FIG. 14 also has a photodetecting section, i.e., an infrared sensor 1410 to enable various external operations such as a volume operation by use of a remote controller.

Further, an RS232C connector 1409 is provided to allow access from external systems such as a personal computer. In addition, operation statuses of the apparatus are indicated by LEDs **1412** or the like.

FIG. 11 is a block diagram showing a configuration of a peripheral circuit controller 1003 that realizes the above functions. FIG. 12 shows a configuration of an I/O section and an 25 example of bit allocation.

To effect operation, an RS232C cable is connected to an external connector of a serial port.

The smoke sensor 1404 is constantly monitored by a CPU via an interrupt control circuit 1101. The CPU shuts of the main power 1417 upon reception of a signal from the smoke sensor 1404. The temperature sensor 1405 is connected to the CPU via an A/D converter 1102, and the CPU controls the wind amount of the fan 1407 and its operation start time and end time based on the ambient temperature.

To enable volume control from an infrared remote controller or the like, the infrared light detector is provided and connected to an infrared light interface 1103. The volume control is performed through a D/A converter 1104.

The I/O section operates as follows:

Start is set by turning on a main power supply 1417 with a switch 1413, or by a start request sent from the remote controller. The controller then performs a series of sequence control operations.

(2) On/off control

The I/O section controls turning on/off of a power supply 1417 of a light source lamp of the projector and a power supply of the cooling fan 1407, and forcibly turns off the projector main power supply 1417.

(3) Sensor input

The I/O section sends the CPU a signal indicating that there is no wire breaking in the fan 1407, and a signal indicating that the fan 1407 is rotating.

(4) Temperature monitoring

Making a judgment based on a signal sent from the temperature sensor 1405, the CPU sends the I/O section a temperature level signal for monitor display.

(5) Status monitoring

Making a judgment based on signals indicating statuses sent from the respective sensors, the CPU monitors occurrence of abnormality. The I/O section is also used for test mode display at the time of testing the respective sensors etc.

(6) Fan wind amount control

The I/O section outputs a signal that allows control of the the controller 1003. The controller 1003 controls the wind 65 fan wind amount in 16 steps. For certain types of fans, a signal may directly be output from the D/A converter 1104 as shown in FIG. 11.

A description will now be made of an operation sequence, which is shown in FIG. 13. Upon turning on of the main power supply 1417, the controller starts to execute the sequence. First the controller performs initialization, i.e., sets necessary parameters, and then checks statuses of the respective sensors

If abnormality is found in the fan sensor **1406** or the light source lamp, the light source lamp is turned off and an abnormality flag is set. The power supply of the fan **1407** is also turned off

If abnormality is not found in any sensor, the controller performs a temperature check and then performs adjustments of the fan such as an adjustment of the wind amount, and starting or stopping it.

If the temperature is not within a given range, these adjustments are continued in accordance with the operation status. However, an error flag is set and the fan is forcibly stopped by turning off the main power supply 1417 when it is judged that the temperature is too high and the fan 1407 is uncontrollable with the control including the above adjustments, or when the 20 temperature of the light source does not increase even after a lapse of a predetermined time.

If the temperature is within the given range, the controller judges of reception of a communication request. If there is a communication request, the controller sets a prescribed communication time and performs communication processing. Examples of the communication content are reading of a status flag, and external setting of a test mode, a volume level, etc.

After completion of the communication, or when there is 30 no communication request, the controller judges of reception of a stop request. If there is no stop request, the process returns to the sequence of checking the statuses of the respective sensors and the above operations are repeated.

A flag indicating smoke detection by the smoke sensor 35 **1404** can always be set by an interruption, and is checked constantly in each sequence.

Upon detection of smoke, the main power supply **1417** is forcibly turned off to stop the apparatus. Although flags respectively indicating a temperature abnormality and smoke 40 detection are invalidated by turning off the main power supply **1417**, indication of such abnormalities is continued for a long time by using capacitors in the display section.

While the fan sensor **1406** and the light source lamp sensor are tested, the process does not enter the stop sequence but a 45 predetermined loop is executed.

As described above, this embodiment allows the controller, which is integrated in the liquid crystal panel, to control the entire apparatus. The contents of the control are not limited to those described above, but may be other ones.

This embodiment can attain simplification of the configuration of the entire display apparatus as well as increase of the number of functions, which were contradictory subjects conventionally.

Embodiment 2

FIG. **15** is a block diagram showing a configuration of this embodiment. FIG. **16** shows a general configuration of a thin, portable apparatus using an active matrix liquid crystal display device. In this embodiment, this apparatus is used for health management.

Also in this embodiment, a controller for performing various kinds of control is incorporated, i.e., integrated in a liquid crystal panel 1600.

In this embodiment, a temperature sensor **1601** is provided to perform a body temperature measurement. The tempera-

14

ture sensor 1601 may be connected to the main body 1600 by a lead-out cable 1602. Alternatively, a cordless configuration may be employed.

In the case of using a lead-out cable 1602, it is connected to an A/D converter 1501 of the controller. In the case of the cordless configuration, a sensor section 1601 is coupled to the main body 1600 through an infrared signal or the like.

Further, the apparatus is so designed as to allow data ¹⁰ exchange with an external processing device such as a personal computer through an infrared light interface. This configuration enables unified data management.

The sensor 1601 for body temperature measurement is controlled by the controller section. Where a sensor for measurement of a parameter other than body temperature, such as a respiratory rate, blood pressure, or a pH value of saliva, it is also controlled by the controlled section.

Examples of items to be displayed on the display 1600 are measurement results of body temperature, an average body temperature, a variation of body temperature, a variation of body temperature in a month or week, and a graph showing expected body temperature values.

The apparatus may adapted to perform a blood pressure measurement through a separate adaptor, and display, on the display, a variation of blood pressure and its relationships with health conditions, meals, and other factors.

The apparatus may also be adapted to measure various parameters such as a respiratory rate and a pH value of saliva, in which case necessary sensors are attached externally.

An example of a function of the apparatus of this embodiment will be described below. For example, the apparatus may be given the following function. Contents of meals taken in a week are input to the apparatus. Based on that information, the apparatus calculates amounts of salt and fat contained those meals, and performs processing to obtain, for instance, a relationship between those amounts and variations of body temperature and blood pressure. Then, the apparatus displays, on the display, instructions on contents of meals to be taken in the future.

The apparatus may also be adapted to produce a graph showing relationships between health-condition indicative parameters such as body temperature, blood pressure, and a pulse rate and daily walking distances (or exercise amounts), to thereby provide certain information that will be helpful in conducting exercise in the future.

It is preferred that all of the above information be displayed on the display 1600 in the form of a graph or figures 1603 to facilitate its understanding.

The apparatus of this embodiment can effectively be used as a total health-care apparatus that receives values of such parameters as sleeping hours and an eating time, processes correlations between those parameters and other parameters such as body temperature, and analyzes health conditions based on results of the processing.

All of the above control operations are performed by the controller that is integrated on the same substrate as the display section. After necessary information processing is performed, results are displayed on the display section.

This embodiment can simplify the entire configuration of the apparatus, to maximize the advantages as a portable apparatus

Although the above embodiment is directed to the case of using a liquid crystal panel, some other display device such as a plasma display or an EL display may also be used.

Embodiment 3

This embodiment is directed to a case of using a liquid crystal panel that incorporates a controller typified by a CPU. FIG. 17 shows a general configuration of a liquid crystal panel according to this embodiment.

In the liquid crystal panel of this embodiment, an active matrix pixel area 1701 (active matrix area) peripheral driver circuits 1702 for driving the active matrix area 1701, and a controller circuit 1703 are integrated on the same substrate. The controller circuit 1703 comprises a RAM, a ROM, a CPU $_{15}$ and an I/O circuit.

The respective circuits may be arranged according to not only the layout of FIG. 17, but also the layouts of FIGS.

FIG. 18 is a sectional view taken along line A-A' in FIG. 17. 20 According to this embodiment, as shown in FIG. 18 (not apparent from FIG. 17), a liquid crystal 1801 is interposed between glass or quartz substrates 1802 opposed to each

A sealing member 1803 prevents a liquid crystal material 25 1801 from leaking out the space between the substrates 1802. The sealing member 1803 also has a role of bonding together the two substrates 1802.

As shown in FIG. 18, all the circuits (a CPU 1804, a peripheral circuit 1805, a display section 1806 and an I/O 30 ing: circuit 1807) are provided inside the sealing member 1803 that bonds together the two substrates 1802. That is, all the circuits are sealed by the liquid crystal material 1801. The controller circuit (1804,1805,1807), which is provided inside the sealing member 1803, operates and controls various 35

For example, the controller circuit controls the fan and on/off-controls the power supply switch, both of which were described in the first embodiment.

Further, the controller may also control the sensors for 40 measuring body temperature and blood pressure, respectively, which sensors were described in the second embodiment.

The above configuration can suppress influences of external force and static electricity, and external moisture and 45 impurities, because the respective circuits are sealed in the liquid crystal material.

In this embodiment, as shown in FIG. 17, the apparatus may be adapted to enable information input through the display by use of a special pen.

Simplifying the entire configuration of the apparatus, this embodiment can increase the application range of the apparatus, i.e., its versatility.

As described above, the invention can provide a flat panel display device that is highly integrated and has high versatil- 55 ity.

The invention can also provide a compact, multi-function display device that not only is conveniently used in a stationary state but also can be moved easily. Further, the invention can realize a multi-function, portable information terminal 60 having a display for displaying information.

What is claimed is:

- 1. A portable apparatus for a health management compris
 - a display device having a pixel circuit, a driver circuit for driving the pixel circuit, and a controller including a

16

- microprocessor for controlling the driver circuit and an infrared light interface, which are formed between a pair of substrates:
- a sealing material formed between the pair of substrates;
- a cordless sensor for measuring body temperature,
- wherein the cordless sensor is coupled to the infrared light interface through an infrared signal, and
- wherein the controller is entirely incorporated in the sealing material.
- 2. A portable apparatus according to claim 1, wherein the display device is a liquid crystal display device.
- 3. A portable apparatus for a health management comprising:
 - a display device having a pixel circuit, a driver circuit for driving the pixel circuit, and a controller including a CPU for controlling the driver circuit and an infrared light interface, which are formed between a pair of sub-
 - a sealing material formed between the pair of substrates;
 - a cordless sensor for measuring body temperature,
 - wherein the cordless sensor is coupled to the infrared light interface through an infrared signal, and wherein the controller is entirely sealed by the liquid crystal mate-
- 4. A portable apparatus according to claim 3, wherein the display device is a liquid crystal display device.
- 5. A portable apparatus for a health management compris
 - a first substrate;
 - a second substrate opposed to the first substrate;
 - an infrared light interface formed between the first substrate and the second substrate;
- a liquid crystal material formed between the first substrate and the second substrate;
- a sealing material formed between the first substrate and the second substrate;
- a pixel region comprising a plurality of TFTs formed over the first substrate;
- a driver circuit comprising a plurality of TFTs for driving the pixel region, formed over the first substrate;
- a controller including a CPU for controlling the driver circuit formed over the first substrate; and
- a cordless sensor for measuring body temperature,
- wherein the cordless sensor is coupled to the infrared light interface through an infrared signal, and
- wherein the controller is entirely incorporated in the sealing material.
- 6. A portable apparatus according to claim 5, wherein the controller is connected to a body temperature measurement.
- 7. A portable apparatus for a health management comprising:
 - a first substrate;
 - a second substrate opposed to the first substrate;
 - an infrared light interface formed between the first substrate and the second substrate;
 - a liquid crystal material formed between the first substrate and the second substrate;
- a sealing material formed between the first substrate and the second substrate:
- a pixel region comprising a plurality of TFTs formed over the first substrate;
- a driver circuit comprising a plurality of TFTs for driving the pixel region, formed over the first substrate;
- a CPU comprising a plurality of TFTs formed over the first substrate; and

a cordless sensor for measuring body temperature, wherein the cordless sensor is coupled to the infrared light interface through an infrared signal, and

wherein the CPU is entirely sealed by the liquid crystal material.

- **8.** A portable apparatus according to claim **7**, wherein the controller is connected to a body temperature measurement.
- 9. A portable apparatus for a health management comprising:
 - a pixel circuit provided between a pair of substrates;
 - a driver circuit for driving the pixel circuit, the driver circuit provided between the pair of substrates;
 - a cordless sensor for measuring body temperature;
 - an infrared light interface for coupling to the cordless sensor through an infrared signal;
 - a controller including a CPU for controlling the driver circuit and the infrared light interface, the controller provided between the pair of substrates;
 - a liquid crystal material formed between the pair of substrates; and
 - a sealing material formed between the pair of substrates, wherein the controller is entirely incorporated in the sealing material.
- 10. A portable apparatus according to claim 9 wherein the display device is a liquid crystal display device.
- 11. A portable apparatus according to claim 9 wherein the driver circuit comprises a thin film transistor.
 - 12. An information system comprising:
 - a pixel circuit provided between a pair of substrates, the pixel circuit provided in a display section;
 - a driver circuit for driving the pixel circuit, the driver circuit provided between the pair of substrates;
 - a cordless sensor for measuring body temperature;
 - an infrared light interface for coupling to the cordless sensor through an infrared signal;
 - a controller including a CPU for controlling the driver circuit and the infrared light interface, the controller provided between the pair of substrates; and
 - a sealing material formed between the pair of substrates, wherein the controller is entirely incorporated in the sealing material.

18

- 13. An information system according to claim 12 wherein the pixel circuit comprises a thin film transistor.
- **14**. An information system according to claim **12** wherein the driver circuit comprises a thin film transistor.
- 15. An information system according to claim 12 wherein the information system is used for health management.
 - **16**. An information system comprising:
 - a pixel circuit provided over a substrate, the pixel circuit provided in a display section;
 - a driver circuit for driving the pixel circuit, the driver circuit provided over the substrate:
 - a cordless sensor for measuring body temperature; an infrared light interface for coupling to the cordless sensor through an infrared signal; and a controller circuit including a CPU for controlling the driver circuit and the infrared light interface, the controller provided over the substate, and the infrared light interface provided between a substrate and another substate, wherein the controller is entirely sealed by a liquid crystal material.
- 17. An information system according to claim 16 wherein the pixel circuit comprises a thin film transistor.
- 18. An information system according to claim 16 wherein the driver circuit comprises a thin film transistor.
- 19. An information system according to claim 16 wherein 25 the information system is used for health management.
 - 20. A portable apparatus according to claims 1, wherein the cordless sensor is controlled by the controller.
 - 21. A portable apparatus according to claims 3, wherein the cordless sensor is controlled by the controller.
 - 22. A portable apparatus according to claims 5, wherein the cordless sensor is controlled by the controller.
 - 23. A portable apparatus according to claims 7, wherein the cordless sensor is controlled by the controller.
- **24**. A portable apparatus according to claims **9**, wherein the 35 cordless sensor is controlled by the controller.
 - 25. A information system according to claims 12, wherein the cordless sensor is controlled by the controller.
 - **26**. A information system according to claims **16**, wherein the cordless sensor is controlled by the controller.

* * * * *



专利名称(译)	有源矩阵显示器及其形成方法		
公开(公告)号	<u>US7538849</u>	公开(公告)日	2009-05-26
申请号	US10/754702	申请日	2004-01-12
[标]申请(专利权)人(译)	株式会社半导体能源研究所		
申请(专利权)人(译)	半导体能源研究所CO.,LTD.,日本株式会社		
当前申请(专利权)人(译)	半导体能源研究所有限公司.		
[标]发明人	YAMAZAKI SHUNPEI KOYAMA JUN KAWASAKI YUJI KONUMA TOSHIMITSU TERAMOTO SATOSHI HIRAKATA YOSHIHARU		
发明人	YAMAZAKI, SHUNPEI KOYAMA, JUN KAWASAKI, YUJI KONUMA, TOSHIMITSU TERAMOTO, SATOSHI HIRAKATA, YOSHIHARU		
IPC分类号	G02F1/1339 G02F1/1362		
CPC分类号	G02F1/13454 G02F1/1339		
代理机构(译)	FISH & RICHARDSON P.C.		
审查员(译)	内尔姆斯,DAVID		
优先权	1995349669 1995-12-20 JP 1995087369 1995-03-20 JP 1995050527 1995-02-15 JP		
其他公开文献	US20040141139A1		
外部链接	Espacenet USPTO		
		301	

摘要(译)

一种具有改进可靠性的有源矩阵液晶显示器。像素区域和外围驱动电路整体地封装在显示器上。形成外围驱动电路的TFT位于液晶材料侧的密封材料层内,从而保护外围驱动电路免受外部湿气和污染物的影响。这增强了外围驱动器电路的长期可靠性。像素TFT布置在像素区域中。从形成外围驱动电路的TFT到像素TFT的引线缩短。这导致电阻降低。结果,改善了显示特性。

