



US 20050230703A1

(19) **United States**(12) **Patent Application Publication****Gu et al.**(10) **Pub. No.: US 2005/0230703 A1**(43) **Pub. Date:****Oct. 20, 2005**(54) **LCD WITH INCREASED PIXEL OPENING SIZES****Publication Classification**(51) **Int. Cl.<sup>7</sup>** ..... **H01L 29/04**(52) **U.S. Cl.** ..... **257/112**(76) **Inventors: Tieer Gu, Troy, MI (US); Willem den Boer, Troy, MI (US)**


Correspondence Address:  
**MCKENNA LONG & ALDRIDGE LLP**  
**Song K. Jung**  
**1900 K Street, N.W.**  
**Washington, DC 20006 (US)**

(21) **Appl. No.:** **11/083,097**(22) **Filed:** **Mar. 18, 2005****Related U.S. Application Data**

(63) Continuation of application No. 10/052,767, filed on Jan. 23, 2002, now Pat. No. 6,870,188.

(57) **ABSTRACT**

A liquid crystal display having an increased pixel aperture ratio is disclosed along with a method of making same. An array of a-Si TFTs is deposited on a transparent substrate. Subsequently, an organic insulating layer (e.g. Benzocyclobutene) and a corresponding array of pixel electrodes are deposited over the TFT array so that the pixel electrodes overlap the display address lines thereby increasing the display's pixel aperture ratio. The low dielectric constant  $\epsilon$  (e.g. about 2.7) and relatively high thickness (e.g. greater than about  $1.5 \mu\text{m}$ ) of the insulating layer reduce the pixel electrode-address line parasitic capacitance  $C_{PL}$  in the overlap areas thereby reducing cross-talk (or capacitive coupling) in the display. In sum, an increased pixel aperture ratio is achieved without sacrificing display performance.






FIG. 1  
(Prior Art)




FIG. 2  
(Prior Art)

FIG. 3




FIG. 4




FIG. 5







FIG. 8






FIG. 9



## LCD WITH INCREASED PIXEL OPENING SIZES

[0001] This invention relates to a liquid crystal display (LCD) having an increased pixel aperture ratio. More particularly, this invention relates to a liquid crystal display including an array of TFTs (and method of making same) wherein an insulating layer having a plurality of contact vias or apertures etched therein is disposed between the TFTs and the pixel electrodes so that the pixel electrodes of the display are permitted to overlap the row and column address lines without exposing the display to capacitive cross-talk.

## BACKGROUND OF THE INVENTION

[0002] Active matrix liquid crystal display (AMLCD) devices are typically composed of a matrix of liquid crystal pixels arranged horizontally in rows and vertically in columns. Such devices typically include first and second opposing polarizers, a liquid crystal layer disposed between the polarizers, and substantially transparent electrodes mounted on opposite sides of the liquid crystal (LC) layer so as to selectively energize same in order to create an image for a viewer.

[0003] Electronic matrix arrays find considerable applications in AMLCDs. Such AMLCDs generally include X and Y (or row and column) address lines which are horizontally and vertically spaced apart and cross at an angle to one another thereby forming a plurality of crossover points. Associated with each crossover point is an element (e.g. pixel) to be selectively addressed. These elements in many instances are liquid crystal display pixels or alternatively the memory cells of an electronically adjustable memory array.

[0004] Typically, a switching device such as a thin film transistor (TFT) is associated with each array element or pixel. The isolation device permit the individual pixels to be selectively addressed by the application of suitable potentials between respective pairs of the X and Y address lines. Thus, the TFTs act as switching elements for energizing corresponding pixel electrodes.

[0005] Amorphous silicon (a-Si) TFTs have found wide usage for isolation devices in LCD arrays. Structurally, TFTs generally include substantially co-planar source and drain electrodes, a semiconductor material (e.g. a-Si) disposed between the source and drain electrodes, and a gate electrode in proximity to the semiconductor but electrically insulated therefrom by a gate insulator. Current flow through the TFT between the source and drain is controlled by the application of voltage to the gate electrode. The voltage to the gate electrode produces an electric field which accumulates a charged region near the semiconductor-gate insulator interface. This charged region forms a current conducting channel in the semiconductor through which current is conducted.

[0006] Typically, pixel aperture ratios (i.e. pixel openings) in non-overlapping AMLCDs are only about 50%. As a result, either display luminance is limited or backlight power consumption is excessive, thereby precluding or limiting use in portable applications. Thus, it is known in the art that it is desirable to increase the pixel aperture ratio or pixel opening size of LCDs to as high a value as possible so as to circumvent these problems. The higher the pixel aperture ratio (or pixel opening size) of a display, the higher the display transmission. Thus, by increasing the pixel aperture

ratio of a display, transmission may be increased using the same backlight power, or alternatively, the backlight power consumption may be reduced while maintaining the same display transmission.

[0007] Currently, a common way of making AMLCDs is to pattern the ITO pixel electrodes at a distance or gap of about 5-10  $\mu\text{m}$  from the bus lines which results in the LC material in this gap area not being activateable. Thus, the black matrix is required on the passive plate to overlap the pixel electrodes by about 5-10  $\mu\text{m}$  so as to avoid light leakage in these areas and to compensate for potential plate misalignment. Thus, there exists a need in the art to eliminate this problem while simultaneously increasing pixel size.

[0008] For example, "High-Aperture TFT Array Structures" by K. Suzuki discusses an LCD having an ITO shield plane configuration having a pixel aperture ratio of 40% and pixel electrodes which overlap signal bus lines. An ITO pattern in Suzuki located between the pixel electrodes and the signal lines functions as a ground plane so as to reduce coupling capacitance between the signal lines and the pixel electrode. Unfortunately, it is not always desirable to have a shield electrode disposed along the length of the signal lines as in Suzuki due to production and cost considerations. The disposition of the shield layer as described by Suzuki requires extra processing steps and thus presents yield problems. Accordingly, there exists a need in the art for a LCD with an increased pixel aperture ratio which does not require an ITO shield plane structure to be disposed between the signal lines and pixel electrode.

[0009] FIG. 1 is a side elevational cross-sectional view of prior art linear thin film transistor (TFT) 100 of U.S. Pat. No. 5,055,899. A plurality of TFTs 100 are typically arranged on transparent insulating substrate 101 in the form of a matrix array as set forth in the '899 patent. Each TFT 100 includes gate electrode 102 connected to gate address line 113 (see FIG. 2) extending in the row direction, drain electrode 106 connected to drain line 114 extending in the column direction, and source electrode 107 connected to transparent pixel electrode 110 independently formed in the pixel area defined between the array of gate lines 113 and drain lines 114. Pixel electrode 110 operates in conjunction with an opposing common electrode (not shown) on the other side of the liquid crystal layer (not shown) so as to selectively drive the pixel enabling the respective polarizers to transmit or absorb light rays in order to create an image for the viewer. A TFT electrode, to which a data signal is supplied, will be referred to hereinafter as a drain electrode, while the TFT electrode attached to the pixel electrode will be referred to as a source electrode.

[0010] More specifically, as shown in prior art FIGS. 1-2, gate electrode 102 of prior art TFT 100 is formed on clear substrate 101. Gate insulating film 103, made of silicon oxide, for example, is formed or deposited on substrate 101 over top of gate electrode 102. Semiconductor film 104, made of amorphous silicon (a-Si), for example, is deposited on substrate 101 over top of gate insulating film 103 and gate 102. Drain and source electrodes 106 and 107 respectively are deposited on substrate 101 over top of layers 103 and 104. The linear-shaped source and drain electrodes are separated from one another by a predetermined distance forming TFT channel 105. Drain and source electrodes 106

and **107** respectively utilize doped a-Si contact layers **106a** and **107a** in combination with drain-source metal layers **106b** and **107b** so as to form electrical connections with semiconductor layer **104**.

[0011] Insulating film **108** is deposited on substrate **101** over the source and drain electrodes to a thickness falling within the range of 2,000 to 8,000 Å, preferably about 3,000 Å. Insulating layer **108** may be an organic insulating film obtained by spin-coating and baking polyimide or an acrylic resin, or a silicon oxide inorganic insulating film (SOG film) obtained by spin-coating and baking a silanol compound. Subsequent to the deposition of insulating film **108** on the source and drain electrodes, vias **112** are formed in layer **108** for the purpose of allowing substantially transparent pixel electrodes **110** to contact source electrodes **107**. Thus, when a pixel electrode **110** is deposited and patterned over top of insulating layer **108**, a portion of it is formed in via **112** as shown in FIG. 1 so as to contact source **107** at point **109**. Pixel electrode **110** may be indium-tin-oxide (ITO), for example, and is sputtered on the surface of insulating layer **108** and in via **112** to a thickness of about 1,000 Å.

[0012] As can be seen in FIG. 2, pixel electrode **110** in certain embodiments of the '899 patent is located completely within the confines of gate line **113** and drain line **114**. In other words, as illustrated in FIG. 2, pixel electrode **110** does not overlap either of the address lines. However, it is stated in column 7 of the '899 patent that "transparent electrode **110** may be arranged so as to overlap the drain and gate lines **114** and **113**." It is further stated that "hence a maximum effective display area can be obtained . . . an opening ratio of 70% can be realized." In other words, the '899 patent discloses as an alternative embodiment forming pixel electrode **110** so that it overlaps address lines **113** and **114** for the purpose of increasing the pixel opening size or pixel aperture ratio of the AMLCD.

[0013] Unfortunately, if pixel electrode **110** of the '899 patent AMLCD is arranged so as to overlap address lines **113** and **114**, an undesirably high parasitic capacitance results in the overlap areas between pixel electrode **110** and the address lines. In other words, in the overlap areas, pixel electrode **110** forms a capacitor in combination with the overlapped address lines. The resulting parasitic capacitance  $C_{PL}$  between the pixel electrode **110** and the address lines in the overlap areas is defined as follows:

$$C_{PL} = \frac{(\epsilon \cdot \epsilon_0 \cdot A)}{d}$$

[0014] where " $\epsilon$ " is the dielectric constant of insulating layer **108**, " $\epsilon^0$ " is a constant value of  $8.85 \times 10^{-14}$  F/cm, " $A$ " is the area of the resulting capacitor in the overlap area, and " $d$ " is the thickness of insulating layer **108** in the overlap area.

[0015] Because of the above-referenced thin profile of insulating layer **108** in the '899 patent, the resulting parasitic capacitance  $C_{PL}$  created by the overlap is undesirably high thereby resulting in capacitive cross-talk in the LCD. Such cross-talk results when the signal voltage intended to be on a particular pixel is not there. Thus, when  $C_{PL}$  is too high, the voltage on the pixel is either higher or lower than intended

depending upon how much voltage the other pixels on the signal address line received. In other words, the pixel is no longer satisfactorily isolated when  $C_{PL}$  is too high.

[0016] In view of the above with respect to the '899 patent, it is clear that there exists a need in the art for a liquid crystal display having both an increased pixel aperture ratio and reduced capacitive cross-talk in overlap areas so as to simultaneously properly isolate each pixel and increase the pixel openings in order to allow the LCD to be easily used in portable applications with reduced power consumption.

[0017] Further with respect to U.S. Pat. No. 5,055,899, the disclosure of this patent does not appreciate the importance of the dielectric constant  $\epsilon$  of insulating layer **108**. While referencing numerous materials including  $\text{SiO}_2$  which may be used for layer **108**, the '899 patent does not discuss either the dielectric constant values  $\epsilon$  of these materials or their importance in helping reduce  $C_{PL}$  in overlap areas. For example, the dielectric constant  $\epsilon$  of  $\text{SiO}_2$  (which the '899 patent states may be used as layer **108**) is undesirably high (about 3.9) thereby causing  $C_{PL}$  to be too high. When  $\epsilon$  of the insulating layer is too high, capacitive cross-talk results in the display. In view of this, it is apparent that there exists a need in the art for an insulating layer to be disposed between the TFT electrodes (and address lines) and the pixel electrodes, this insulating layer having a dielectric constant value sufficient to reduce  $C_{PL}$  in overlap areas thereby substantially eliminating cross-talk problems in LCDs where the pixel electrodes overlap the address lines.

[0018] U.S. Pat. No. 5,182,620 discloses an AMLCD in which the pixel electrodes at least partially overlay the signal lines and an additional capacitor common line thereby achieving a larger numerical aperture for the display.

[0019] Unfortunately, the '620 patent suffers from at least the following problems. Firstly, the problems discussed above with respect to the '899 patent are all applicable to the '620 patent. Secondly, due to the additional capacitor common lines of the '620 patent, the pixel aperture ratio of the display is limited to about "48%". This is caused by the AMLCD design where the storage capacitor address lines are separate lines parallel to the column address lines thus resulting in reduced pixel aperture ratios. The AMLCD of the '620 patent uses the additional storage capacitor lines to suppress the effect of  $C_{PL}$  in the overlap area between the pixel electrode and the source. However, the presence of the additional storage capacitor lines is undesirable in that it reduces pixel aperture ratios and increases manufacturing costs.

[0020] Additional problems of the AMLCD of the '620 patent are that the pixel aperture ratio is not as great as would otherwise be desired in view of the fact that the pixel electrode does not overlap all address lines, and the required presence of three insulating layers.

[0021] It is apparent from the above that there exists a need in the art for an LCD having an increased pixel aperture ratio and substantially no capacitive cross-talk problems which is commercially feasible to manufacture, and a method of making same. Additionally, there exists a need in the art for a TFT and method of making same for implementing the increased pixel aperture ratios and the virtual elimination of cross-talk problems into the display.

[0022] It is a purpose of this invention to fulfill the above-described needs in the art, as well as other needs

which will become apparent to the skilled artisan from the following detailed description of this invention.

#### SUMMARY OF THE INVENTION

[0023] Generally speaking, this invention fulfills the above-described needs in the art by providing a liquid crystal display with a large pixel aperture ratio comprising:

[0024] a liquid crystal layer sandwiched between first and second substrates;

[0025] an array of thin film transistors (TFTs) and corresponding pixel electrodes mounted on the first substrate, each of the thin film transistors including a semiconductor layer, a gate electrode connected to a gate address line, a drain electrode connected to a drain address line, and a source electrode connected to one of the corresponding pixel electrodes, and wherein the pixel electrode connected to the source electrode overlaps the gate and drain address lines along longitudinal edges thereof; and

[0026] a substantially continuous insulating layer having a dielectric constant  $E$  no greater than about 3.0 disposed between the pixel electrode and the address lines in sufficient thickness so as to reduce capacitive cross-talk in the display by reducing the pixel electrode-address line parasitic capacitance  $C_{PL}$  in the areas of overlap.

[0027] This invention further fulfills the above-described needs in the art by providing a thin film transistor (TFT) structure comprising:

[0028] a substantially transparent substrate;

[0029] a gate electrode located on the substrate and adapted to be connected to a first address line;

[0030] a semiconductor layer located on the substrate over the gate electrode;

[0031] a drain electrode located on the substrate over the semiconductor layer and adapted to be connected to a second address line;

[0032] a source electrode located on the substrate over the semiconductor layer and spaced from the drain electrode so as to define a transistor channel, the source electrode adapted to be electrically connected to a pixel electrode;

[0033] and insulating layer located on the substrate over the source and drain electrodes, the insulating layer being of sufficient thickness " $d$ " and having a sufficiently low dielectric constant value  $\epsilon$  so that when the pixel electrode overlaps one of the first and second address lines, the resulting pixel electrode-address line parasitic capacitance  $C_{PL}$  is sufficiently low so as to substantially eliminate cross-talk.

[0034] This invention further fulfills the above-described needs in the art by providing a liquid crystal display comprising:

[0035] a liquid crystal layer;

[0036] a substantially transparent substrate adjacent the liquid crystal layer;

[0037] an array of thin film transistors disposed on the substrate, the thin film transistors connected to address lines and acting as switching elements for energizing corresponding pixel electrodes;

[0038] a substantially transparent planarization layer disposed on the array of transistors, the planarization layer being located between the pixel electrodes and the address lines; and

[0039] wherein the planarization layer includes Benzocyclobutene (BCB) and has a dielectric constant of less than about 3.0.

[0040] This invention still further fulfills the above-described needs in the art by providing a method of making a liquid crystal display including an array of TFTs, the method comprising the steps of:

[0041] providing a substantially transparent first substrate;

[0042] disposing a gate metal layer on the first substrate and patterning an array of TFT gate electrodes and gate address lines therefrom;

[0043] disposing a semiconductor layer on the first substrate over the gate electrodes and patterning the semiconductor layer to form TFT areas;

[0044] disposing and patterning drain and source electrodes on the substrate over the semiconductor layer;

[0045] providing drain address lines for addressing the drain electrodes;

[0046] disposing a substantially continuous organic insulating layer on the substrate over the address lines and the drain and source electrodes to a thickness of at least about 1.5  $\mu\text{m}$ ; and

[0047] disposing and patterning an array of substantially transparent pixel electrodes on the substrate over the insulating layer so that the pattern pixel electrodes overlap at least one of the gate and drain lines in order to increase the displays pixel aperture ratio.

[0048] This invention will now be described with reference to certain embodiments thereof as illustrated in the following drawings.

#### IN THE DRAWINGS

[0049] FIG. 1 is a side elevational cross-sectional view of a prior art linear TFT.

[0050] FIG. 2 is a top view of the prior art TFT of FIG. 1 connected to gate and drain address lines and a corresponding pixel electrode in a prior art LCD application.

[0051] FIG. 3 is a top view of an AMLCD according to this invention, this figure illustrating pixel electrodes overlapping surrounding row and column address lines along their respective lengths throughout the pixel area so as to increase the pixel aperture ratio of the display.

[0052] FIG. 4 is a top view of the column (or drain) address lines and corresponding drain electrodes of FIG. 3,

this figure also illustrating the TFT source electrodes disposed adjacent the drain electrodes so as to define the TFT channels.

[0053] FIG. 5 is a top view of the pixel electrodes of FIG. 3.

[0054] FIG. 6 is a side elevational cross-sectional view of the linear-shaped thin film transistors (TFTs) of FIGS. 3-4.

[0055] FIG. 7 is a side elevational cross-sectional view of the liquid crystal display of FIG. 3.

[0056] FIG. 8 is a top or bottom view of the optional black matrix to be located on a substrate of the LCD of FIGS. 3-7, the black matrix to be located on the substrate not having the TFT array disposed thereon.

[0057] FIG. 9 is a side cross-sectional view of a portion of the LCD of FIGS. 3-8, this figure illustrating the pixel electrodes overlapping the column address lines.

#### DETAILED DESCRIPTION OF CERTAIN EMBODIMENTS OF THIS INVENTION

[0058] Referring now more particularly to the accompanying drawings in which like reference numerals indicate like parts throughout the several views.

[0059] FIG. 3 is a top view of four pixels in active matrix liquid crystal display (AMLCD) 2 according to an embodiment of this invention. This portion of the display includes pixel electrodes 3, drain address lines 5, gate address lines 7, thin film transistors (TFTs) 9, and auxiliary storage capacitors 11. Each storage capacitor 11 is defined on one side by a gate line 7 and on the other side by an independent storage capacitor electrode 12. Storage capacitor electrodes 12 are formed along with drain electrodes 13 so that no additional address line is needed for the storage capacitors. As shown, the longitudinally extending edges of each pixel electrode 3 overlap drain lines 5 and gate lines 7 respectively along the edges thereof so as to increase the pixel aperture ratio (or pixel opening size) of the LCD.

[0060] In the areas of overlap 18 between pixel electrodes 3 and address lines 5, 7, a pixel-line (PL) capacitor is defined by an electrode 3 on one side and the overlapped address line on the other. The dielectric disposed between the electrodes of these PL capacitors is planarization layer 33 (see FIG. 6). The parasitic capacitance  $C_{PL}$  of these capacitors is defined by the equation:

$$C_{PL} = \frac{\epsilon \cdot \epsilon_0 \cdot A}{d}$$

[0061] where "d" is the thickness of planarization layer 33,  $\epsilon$  is the dielectric constant of layer 33,  $\epsilon_0$  is the constant  $8.85 \times 10^{-14}$  F/cm (permittivity in vacuum), and "A" is the area of the PL capacitor in overlap areas 18. It is important that  $C_{PL}$  be no greater than about 0.01 pF for a display with a pixel pitch of about 150  $\mu$ m (i.e. not greater than in a conventional non-overlapping display where silicon nitride is used as a passivation layer between the pixel electrodes and the address lines). When the pixel pitch is smaller,  $C_{PL}$  should be scaled to a lower value as well because overlap areas 18 are smaller. Additionally, the pixel aperture ratio of

an LCD decreases as the pixel pitch decreases as is known in the art. As will be appreciated by those of skill in the art, the importance of an acceptable (i.e. low)  $C_{PL}$  value becomes greater the higher the resolution (or smaller the pixel pitch) of the LCD. The pixel pitch of AMLCD 2 may be from about 40 to 5,000  $\mu$ m according to certain embodiments of this invention. The pixel pitch as known in the art is the distance between centers of adjacent pixels.

[0062] FIG. 4 is a top view of drain address lines 5 of AMLCD 2 showing how extensions of address lines 5 form drain electrodes 13 of TFTs 9. Each TFT 9 of AMLCD 2 includes source electrode 15, drain electrode 13, and gate electrode 17. Gate electrode 17 of each TFT 9 is formed by the corresponding gate address line 7 adjacent the TFT.

[0063] FIG. 5 is a top view illustrating pixel electrodes 3 (absent their extension portions 38) of AMLCD 2 disposed in array form. FIGS. 4-5 are provided so that FIG. 3 may be more easily interpreted.

[0064] FIG. 6 is a side elevational cross-sectional view of a thin film transistor (TFT) 9 of AMLCD 2. Each linear TFT 9 has a channel length "L" defined by the gap 27 between source electrode 15 and drain electrode 13. Source electrode 15 is connected to pixel electrode 3 so as to permit TFT 9 to selectively energize a corresponding pixel in AMLCD 2 in order to provide image data to a viewer. Thus, each TFT 9 effectively functions as a switch for the corresponding LCD pixel and pixel electrode. An array of TFTs 9 is provided as illustrated in FIG. 3 for AMLCD 2.

[0065] Each TFT 9 structure includes substantially transparent substrate 19 (e.g. made of glass), metal gate electrode 17, gate insulating layer or film 21, semiconductor layer 23 (e.g. intrinsic amorphous silicon), doped semiconductor contact layer 25, drain electrode 13, source electrode 15, planarization layer 33, and a pixel electrode 3. TFT channel 27 of length "L" is defined between source 15 and drain 13.

[0066] As shown in FIG. 6, drain electrode 13 is made up of drain metal layer 29 (e.g. Mo) which is deposited on substrate 19 over top of doped contact layer 25. Contact film or layer 25 may be, for example, amorphous silicon doped with an impurity such as phosphorous (i.e. n+ a-Si) and is sandwiched between semiconductor layer 23 and drain metal layer 29. Source electrode 15 includes doped semiconductor contact layer 25 and source metal layer 31. Metal layers 29 and 31 may be of the same metal and are deposited and patterned together according to certain embodiments of this invention. Alternatively, layer 29 may be deposited and patterned separately from layer 31 so that drain metal layer is of one metal (e.g. Mo) and source metal layer 31 is of another (e.g. Cr).

[0067] Substantially transparent planarization or insulating layer 33 having a low dielectric constant (less than about 3.0) is deposited on substrate 19 so as to cover TFTs 9 and address lines 5 and 7. Layer 33 is continuous in the viewing area of the display except for vias formed to allow pixel electrodes 3 to contact the TFT source electrodes and the storage capacitor electrodes. Planarization layer 33 has a dielectric constant  $\epsilon$  less than or equal to about 3.0 according to certain embodiments of this invention. In more preferred embodiments, layer 33 has a dielectric constant of about 2.7 and is made of Benzocyclobutene (BCB) for the purpose of reducing capacitive cross-talk (or capacitive coupling)

between pixel electrodes **3** and the address lines in overlap areas **18**. In other words, layer **33** has a low dielectric constant (e.g. 2.7) and relatively large thickness for the specific purpose of reducing  $C_{PL}$  in overlap areas **18**. BCB (an organic material) is produced and is commercially available from Dow Chemical. Other known substantially transparent planarization layers used in the semiconductor and MCM industries may also be used as layer **33** according to alternative embodiments of this invention.

[0068] Following the deposition of passivation or planarization layer **33** on substrate **19** over top of TFTs **9** and address lines **5** and **7**, substantially transparent pixel electrodes **3** (made of indium-tin-oxide or ITO) are deposited and patterned over layer **33** on substrate **19**. Apertures or vias **35** are formed in passivation layer **33** adjacent source electrodes **15** so that the pixel electrodes **3** can contact the corresponding source metal layers **31** of TFTs **9** as illustrated in FIG. 6. Auxiliary vias **36** (see FIG. 3) are formed in layer **33** so that pixel electrodes **3** can contact storage capacitor electrodes **12** via pixel electrode extension areas **38**.

[0069] Planarization layer **33** is deposited on substrate **19** over the address lines, storage capacitors, and TFTs to a thickness "d" of at least about 1.5  $\mu\text{m}$  in overlap areas **18**. In preferred embodiments, the thickness "d" of planarization layer **33** is from about 2 to 3  $\mu\text{m}$  and layer **33** has a degree of planarization of at least about 90% so as to maintain a substantially constant liquid crystal layer thickness across AMLCD **2**. An advantage of using planarization layer **33** is that liquid crystal layer disclinations induced at pixel electrode **3** edges by the topography of TFTs **9**, storage capacitors, and address lines are substantially eliminated by planarization (i.e. no hills and valleys are present in the top surface of layer **33**). Thus, the thickness of the LC layer is substantially maintained and display functionality is improved because electrodes **3** are substantially flat because of the planarization of the surface of layer **33** adjacent the pixel electrodes **3**.

[0070] Because of the low dielectric constant  $\epsilon$  and relatively high thickness "d" of planarization layer **33**, the capacitive cross-talk problems of the prior art resulting from overly high  $C_{PL}$  values are substantially reduced in areas **18** where pixel electrodes **3** overlap address lines **5** and **7**. Thus, because layer **33** (with its relatively low dielectric constant and high thickness) is disposed between pixel electrodes **3** and the overlapped address lines, the capacitive cross-talk problems of the prior art are substantially reduced or eliminated and increased pixel openings are achievable without sacrificing display performance (e.g. pixel isolation). Additionally, no extra processing steps are required to deposit layer **33** as described herein according to certain embodiments of this invention.

[0071] Pixel opening sizes or the pixel aperture ratio of AMLCD **2** is at least about 65% (preferably at least about 75%) according to certain embodiments of this invention when the pixel pitch is about 150  $\mu\text{m}$ . This will, of course, vary depending upon the pixel pitch of the display (pixel pitches of from about 40-500  $\mu\text{m}$  may be used). Pixel electrodes **3** overlap address lines **5** and **7** along the edges thereof as shown in FIG. 3 by an amount up to about 3  $\mu\text{m}$ . In certain preferred embodiments of this invention, the overlap **18** of electrodes **3** over the edges of address lines **5** and **7** is designed to be from about 2 to 3  $\mu\text{m}$ , with the end

result after overetching being at least about 0.5  $\mu\text{m}$ . According to certain other embodiments of this invention, the amount of overlap may be designed to be from about 2-3  $\mu\text{m}$ , with the resulting post-processing overlap being from about 0 to 2  $\mu\text{m}$ . The overlap amount may be adjusted in accordance with different LCD applications and pixel pitch sizes as will be appreciated by those of skill in the art.

[0072] In fact in certain situations, after etching and processing, pixel electrodes **3** may not overlap the address lines at all according to certain embodiments of this invention, although some overlap **18** is preferred. When no overlap occurs, the parasitic capacitance  $C_{PL}$  between the address lines and the adjacent pixel electrode **3** is still minimized or reduced due to the low dielectric constant of layer **33**.

[0073] Referring now to FIGS. 3-6, it will be described how AMLCD **2** including the array of pixel electrodes **3** and corresponding address lines and TFTs **9** is formed according to an embodiment of this invention. Firstly, substantially transparent substrate **19** is provided. Next, a gate metal layer (which results in gate electrodes **17** and lines **7**) is deposited on the top surface (surface to be closest to the LC layer) of substrate **19** to a thickness of from about 1,000-5,000 Å, most preferably to a thickness of about 2,500 Å. The gate metal is deposited by way of sputtering or vapor deposition. The gate metal may be of tantalum (Ta) according to certain embodiments of this invention. Insulating substrate **19** may be of glass, quartz, sapphire, or the like.

[0074] The structure including substrate **19** and the deposited gate metal is then photomasked to provide a mask pattern corresponding to the desired gate electrode **17** and gate address line **7** configuration. The upper surface of the gate metal is exposed in a window where the photoresist has not been retained.

[0075] The gate metal (e.g. Ta) layer is then dry etched (preferably using reactive ion etching) in order to pattern the gate metal layer in accordance with the retained photoresist pattern. To do this, the structure is mounted in a known reactive ion etching (RIE) apparatus which is then purged and evacuated in accordance with known RIE procedures and etchants. This etching of the gate metal layer is preferably carried out until the gate metal is removed in center areas of the windows and is then permitted to proceed for an additional time (e.g. 20 to 40 seconds) of overetching to ensure that the gate metal is entirely removed from within the windows. The result is gate address lines **7** (and gate electrodes **17**) being left on substrate **19** as illustrated in FIGS. 3 and 6.

[0076] After gate address lines **7** (and therefore electrodes **17**) are deposited and patterned on top of substrate **19** in the above-described manner, gate insulating or dielectric layer **21** is deposited over substantially the entire substrate **19** preferably by plasma enhanced chemical vapor deposition (CVD) or some other process known to produce a high integrity dielectric. Gate insulating layer **21** is preferably silicon nitride ( $\text{Si}_3\text{N}_4$ ) but may also be silicon dioxide or other known dielectrics. Silicon Nitride has a dielectric constant of about 6.4. Gate insulating layer **21** is deposited to a thickness of from about 2,000-3,000 Å (preferably either about 2,000 Å or 3,000 Å) according to certain embodiments.

[0077] It is noted that after anodization (which is optional), gate Ta layer **17** which was deposited as the gate

electrode and gate line layer (when originally about 2,500 Å thick) is about 1,800 Å thick and a newly created TaO layer is about 1,600 Å. Anodization takes place after the gate line patterning and before further processing. Thus, gate insulating layer 21 over gate lines 7 and electrodes 17 is made up of both the anodization created TaO layer and the silicon nitride layer. Other metals from which gate electrode 17 and address line layer 7 may be made include Cr, Al, titanium, tungsten, copper, and combinations thereof.

[0078] Next, after insulating layer 21 has been deposited, semiconductor (e.g. intrinsic a-Si) layer 23 is deposited on gate insulating layer 21 to a thickness of about 2,000 Å. Semiconductor layer 23 may be from about 1,000 Å to 4,000 Å thick in certain embodiments of this invention. Then, doped (typically phosphorous doped, that is n+) amorphous silicon contact layer 25 is deposited over intrinsic a-Si layer 23 in a known manner to a thickness of, for example, about 500 Å. Doped contact layer 25 may be from about 200 Å to 1,000 Å thick according to certain embodiments of this invention.

[0079] Gate insulating layer 21, semiconductor layer 23 and semiconductor contact layer 25 may all be deposited on substrate 19 in the same deposition chamber without breaking the vacuum according to certain embodiments of this invention. When this is done, the plasma discharge in the deposition chamber is stopped after the completion of the deposition of a particular layer (e.g. insulating layer 21) until the proper gas composition for deposition of the next layer (e.g. semiconductor layer 23) is established. Subsequently, the plasma discharge is re-established to deposit the next layer (e.g. semiconductor layer 23). Alternatively, layers 21, 23, and 25 may be deposited in different chambers by any known method.

[0080] Thereafter, a source-drain metal layer (which results in drain metal layer 29 and source metal layer 31) is deposited on substrate 19 over top of semiconductor layer 23 and contact layer 25. This source-drain metal layer may be chromium (Cr) or molybdenum (Mo) according to certain embodiments of this invention. When chromium, the layer is deposited to a thickness of about 500-2,000 Å, preferably about 1,000 Å according to certain embodiments. When molybdenum, the layer is deposited to a thickness of from about 2,000 to 7,000 Å, preferably about 5,000 Å. The deposited source drain metal layer is then patterned (masked and etched) to form the source, drain, and storage capacitor electrodes.

[0081] Alternatively, a first metal layer may be deposited and patterned to form drain electrode portion 29 and storage capacitor electrode 12, and a second metal layer may be deposited and patterned to form source electrode portion 31. Thus, for example, source metal layer 31 may be chromium (Cr) while drain metal and storage capacitor electrode layer 29 is Mo according to certain embodiments of this invention. Other metals which may be used for the source and drain metals include titanium, Al, tungsten, tantalum, copper, or the like.

[0082] After patterning of source and drain portions 29 and 31, contact layer 25 is etched in the channel 27 area and inevitably a bit of semiconductor layer 23 is etched along with it. The result is TFT 9 with channel 27 as shown in FIG. 6.

[0083] Substantially transparent planarization or insulating layer 33 is then deposited over substantially the entire

substrate 19 by way of spin-coating and curing in a nitrogen atmosphere according to certain embodiments of this invention. Planarization layer 33 fills recesses generated upon formation of TFTs 9 and flattens the surface above substrate 19 at least about 90% according to certain embodiments.

[0084] Vias or apertures 35 are then formed in planarization layer 33 over top of (or adjacent) each source metal layer 31 so as to permit the pixel electrodes 3 to electrically contact source electrodes 15 through these vias 35. Simultaneously, vias 36 (see FIG. 3) and lead openings adjacent the edges of the panel are formed in layer 33 over storage capacitor electrodes 12.

[0085] After vias 35 and 36 are formed in layer 33, a substantially transparent conducting layer (e.g. ITO) which results in pixel electrodes 3 is deposited and patterned (photomasked and etched) on substrate 19 over top of planarization layer 33. After patterning of this substantially transparent conducting layer, pixel electrodes 3 are left as shown in FIGS. 3 and 6. As a result of vias 35 and 36 formed in layer 33, each pixel electrode 3 contacts a source metal layer 31 as shown in FIG. 6 and contacts a storage capacitor electrode 12 as shown in FIG. 3. The result is the active plate of FIGS. 3 and 6. The pixel electrode layer (when made of ITO) is deposited to a thickness of from about 1,200 to 3,000 Å (preferably about 1,400 Å) according to certain embodiments of this invention. Other known materials may be used as pixel electrode layer 3.

[0086] After formation of the active plate, liquid crystal layer 45 is disposed and sealed between the active plate and the passive plate as shown in FIG. 7, the passive plate including substrate 51, polarizer 53, electrode 49, and orientation film 47.

[0087] As shown in FIG. 3, pixel electrodes 3 are patterned to a size so that they overlap both drain address lines 5 and gate address lines 7 along the edges thereof so as to result in an increased pixel aperture ratio for AMLCD 2. The cross-talk problems of the prior art are substantially eliminated due to the presence of layer 33 with its relatively high thickness and low dielectric constant disposed in overlap areas 18 between pixel electrodes 3 and the address lines.

[0088] FIG. 7 is a side elevational cross-sectional view of AMLCD 2 (absent the TFTs, address lines, and black matrix). As shown, the twisted nematic display includes from the rear forward toward the viewer, rear polarizer 41, substantially transparent substrate 19, pixel electrodes 3, rear orientation film 43, liquid crystal layer 45, front orientation film 47, common electrode 49, front substantially transparent substrate 51, and finally front polarizer 53. Polarizers 41 and 53 may be arranged so that their transmission axes are either parallel or perpendicular to each other so as to define a normally black or normally white color AMLCD respectively. Optionally, retarder(s) may also be provided.

[0089] Typically, a backlight is provided rearward of polarizer 41 so that light emitted therefrom first goes through polarizer 41, then through liquid crystal layer 45 and finally out of front polarizer 53 toward the viewer. Pixel electrodes 3 selectively work in conjunction with common electrode 49 so as to selectively apply voltages across liquid crystal layer 45 so as to cause an image (preferably colored according to certain embodiments) to be viewed from the front of the display.

[0090] FIG. 8 illustrates an optional black matrix (BM) pattern 55 to be disposed on front substrate 51 for the purpose of overlaying address lines 5 and 7 and TFT channels 27. When the ITO of the pixel electrodes 3 overlaps the address lines, the address lines themselves are effectively the black matrix blocking light in the interpixel areas. However, low reflectance black matrix 55 with a larger than normal opening is still useful on the top (or passive) plate in order to reduce specular reflectance and to prevent ambient light incidence on the TFT channels. Therefore, the pixel aperture ratio of the display can be made larger because the pixel electrode area is larger and the overlap between the pixel electrodes on the active plate and black matrix 55 on the passive plate can be reduced.

[0091] Black Matrix structure 55 includes vertically extending regions 56 and horizontally extending regions 57. Regions 56 are aligned with drain lines 5 while regions 57 are aligned with gate lines 7 so as to prevent ambient light from penetrating the display. Additionally, black matrix 55 includes channel covering portions 58 which are aligned with TFT channels 27 for the purpose of preventing ambient light from reaching amorphous silicon semiconductor layer 23 through the channels. As commonly known in the art, the pixel openings 65 of the display are substantially defined by black matrix regions 56 and 57.

[0092] FIG. 9 is a side elevational cross-sectional view of a portion of AMLCD 2. As shown, the central pixel electrode 3 illustrated in FIG. 9 overlaps both column or drain address lines 5 thereby increasing the pixel electrode size relative to that of many prior art displays. Also, black matrix portions 56 line up with address lines 5 so that the pixel aperture or opening for the center electrode 3 is defined by the distance between black matrix members 56. Black matrix portions 56 and address lines 5 are both arranged so that their central axes correspond with the gaps between pixel electrodes 3 according to certain embodiments of this invention. The presence of layer 33 substantially reduces the parasitic capacitance of the capacitor created between pixel electrodes 3 and address lines 5 in the overlap areas 18 as set forth above.

[0093] Once given the above disclosure, many other features, modifications, and improvements will become apparent to the skilled artisan. Such other features, modifications, and improvements are, therefore, considered to be a part of this invention, the scope of which is to be determined by the following claims.

We claim:

1. A liquid crystal display with a large pixel aperture ratio comprising:

a liquid crystal layer sandwiched between first and second substrates;

an array of thin film transistors and corresponding pixel electrodes mounted on said first substrate, each of said thin film transistors including a semiconductor layer, a gate electrode connected to a gate address line, a drain electrode connected to a drain address line, and a source electrode connected to one of said corresponding pixel electrodes, and wherein said pixel electrode connected to said source electrode overlaps said gate and drain address lines along longitudinal edges thereof; and

a substantially continuous insulating layer having a dielectric constant  $E$  no greater than about 3.0 disposed between said pixel electrode and said address lines in sufficient thickness so as to reduce capacitive cross-talk in the display by reducing the pixel electrode-address line parasitic capacitance  $C_{PL}$  in the areas of overlap.

2. The liquid crystal display of claim 1, wherein  $C_{PL}$  is defined by the equation:

$$C_{PL} = \frac{\epsilon \cdot \epsilon_0 \cdot A}{d}$$

where  $\epsilon_0$  is  $8.85 \times 10^{-14}$  F/cm, "d" is the insulating layer thickness in the overlap areas, and "A" is the area of the capacitor formed between said pixel electrode and said address lines in the overlap area; and

wherein  $C_{PL}$  is less than or equal to about 0.01 pF when the pixel pitch of the display is about  $150 \mu\text{m}$  so as to reduce cross-talk in the display.

3. The liquid crystal display of claim 1, wherein the insulating layer thickness "d" is at least about  $1.5 \mu\text{m}$  in the overlap areas.

4. The liquid crystal display of claim 3, wherein "d" is from about 2 to  $3 \mu\text{m}$  in the overlap areas and said insulating layer has a degree of planarization of at least about 90%.

5. The liquid crystal display of claim 3, wherein the display has a pixel aperture ratio of at least about 65%, and a pixel pitch of from about 40 to  $500 \mu\text{m}$ .

6. The liquid crystal display of claim 5, wherein said pixel aperture ratio is at least about 75%.

7. The liquid crystal display of claim 1, wherein said pixel electrode overlaps said gate and drain address lines along substantially their entire lengths so as to increase the pixel aperture ratio of the display.

8. The liquid crystal display of claim 1, wherein at least one via is defined for each pixel in said insulating layer so that said pixel electrode can be electrically connected to said source electrode through said via.

9. The liquid crystal display of claim 8, wherein said insulating layer defines another via for each pixel so that said pixel electrode can also be connected to a storage capacitor electrode through said another via.

10. The liquid crystal display of claim 1, wherein said insulating layer includes Benzocyclobutene (BCB) and has a dielectric constant  $\epsilon$  of about 2.7 or less.

11. The liquid crystal display of claim 1, wherein said pixel electrode overlaps said address lines along their lengths by at least about  $0.5 \mu\text{m}$ .

12. The liquid crystal display of claim 1, wherein said semiconductor layer is intrinsic amorphous silicon and is disposed between (i) said gate electrode and (ii) said source and drain electrodes.

13. The liquid crystal display of claim 12, wherein said pixel electrode is ITO and said drain electrode is Mo.

14. A thin film transistor (TFT) structure comprising:

a substantially transparent substrate;

a gate electrode located on said substrate and adapted to be connected to a first address line;

a semiconductor layer located on said substrate over said gate electrode;

a drain electrode located on said substrate over said semiconductor layer and adapted to be connected to a second address line;

a source electrode located on said substrate over said semiconductor layer and spaced from said drain electrode so as to define a transistor channel, said source electrode adapted to be electrically connected to a pixel electrode;

an insulating layer located on said substrate over said source and drain electrodes, said insulating layer being of sufficient thickness "d" and having a sufficiently low dielectric constant value  $\epsilon$  so that when said pixel electrode overlaps one of said first and second address lines, the resulting pixel electrode-address line parasitic capacitance  $C_{PL}$  is sufficiently low so as to substantially eliminate cross-talk.

**15.** The TFT structure of claim 14, wherein said insulating layer is at least about  $1.5\ \mu\text{m}$  thick in areas where the pixel electrode overlaps one of said address lines.

**16.** The TFT structure of claim 14, wherein said insulating layer includes Benzocyclobutene (BCB) and has a dielectric constant  $E$  of less than about 3.0.

**17.** The TFT structure of claim 14, wherein said insulating layer has a dielectric constant of less than about 3.0, a thickness of at least about  $1.5\ \mu\text{m}$  in the overlap areas, and  $C_{PL}$  is no greater than about 0.01 pF.

**18.** A method of making a liquid crystal display including an array of TFTs, the method comprising the steps of:

providing a substantially transparent first substrate;

disposing a gate metal layer on said first substrate and patterning an array of TFT gate electrodes and gate address lines therefrom;

disposing a semiconductor layer on said first substrate over said gate electrodes and patterning the semiconductor layer to form TFT areas;

disposing and patterning drain and source electrodes on said substrate over the semiconductor layer;

providing drain address lines for addressing the drain electrodes;

disposing a substantially continuous organic insulating layer on said substrate over said address lines and said drain and source electrodes to a thickness of at least about  $1.5\ \mu\text{m}$ ; and

disposing and patterning an array of substantially transparent pixel electrodes on said substrate over said insulating layer so that the patterned pixel electrodes overlap at least one of said gate and drain lines in order to increase the display's pixel aperture ratio.

**19.** The method of claim 18, further comprising the step of making the display so that the resulting pixel electrode-address line parasitic capacitance  $C_{PL}$  defined in the overlap areas is no greater than about 0.01 pF when the pixel pitch of the display is about  $150\ \mu\text{m}$ .

**20.** The method of claim 18, wherein the insulating layer is made substantially of Benzocyclobutene (BCB) and has a dielectric constant  $E$  less than about 3.0.

**21.** A liquid crystal display comprising:

a liquid crystal layer;

a substantially transparent substrate adjacent said liquid crystal layer;

an array of thin film transistors disposed on said substrate, said thin film transistors connected to address lines and acting as switching elements for energizing corresponding pixel electrodes;

a substantially transparent planarization layer disposed on said array of transistors, said planarization layer being located between (i) said pixel electrodes; and (ii) said address lines; and

wherein said planarization layer includes Benzocyclobutene (BCB) and has a dielectric constant of less than about 3.0.

**22.** The display of claim 21, wherein said pixel electrodes overlap at least some of said address lines in order to increase the pixel aperture ratio of the display, and said planarization layer is at least about  $1.5\ \mu\text{m}$  thick in the areas of overlap so as to minimize the parasitic capacitance created in the overlap areas between the pixel electrodes and the address lines.

\* \* \* \* \*



专利名称(译)	LCD具有增加的像素开口尺寸		
公开(公告)号	<a href="#">US20050230703A1</a>	公开(公告)日	2005-10-20
申请号	US11/083097	申请日	2005-03-18
[标]申请(专利权)人(译)	顾TIEER 波尔WILLEMØ		
申请(专利权)人(译)	顾TIEER 波尔WILLEMØ		
当前申请(专利权)人(译)	顾TIEER 波尔WILLEMØ		
[标]发明人	GU TIEER BOER WILLEM DEN		
发明人	GU, TIEER BOER, WILLEM DEN		
IPC分类号	G02F1/1343 G02F1/1333 G02F1/136 G02F1/1362 G02F1/1368 H01L21/336 H01L21/77 H01L21/84 H01L27/12 H01L27/146 H01L29/04 H01L29/786		
CPC分类号	G02F1/136213 G02F1/136227 G02F1/136286 G02F1/1368 G02F2001/133357 G02F2001/13606 H01L27/1248 H01L27/14603 H01L27/14676 H01L29/66765 H01L29/78636 H01L27/124 H01L27/12 G02F2202/42		
其他公开文献	US7531838		
外部链接	<a href="#">Espacenet</a> <a href="#">USPTO</a>		

#### 摘要(译)

公开了一种具有增加的像素孔径比的液晶显示器及其制造方法。a-Si TFT阵列沉积在透明基板上。随后，在TFT阵列上沉积有机绝缘层（例如苯并环丁烯）和相应的像素电极阵列，使得像素电极与显示地址线重叠，从而增加显示器的像素孔径比。绝缘层的低介电常数 $\epsilon$ （例如约2.7）和相对高的厚度（例如，大于约 $1.5\mu\text{m}$ ）减小了重叠区域中的像素电极-地址线寄生电容CPL，从而减少了串扰（或电容耦合）。在显示屏上。总之，在不牺牲显示性能的情况下实现了增加的像素孔径比。

